

UCD90120A

SLVSAN9-APRIL 2011

12-Rail Power Supply Sequencer and Monitor with ACPI Support

Check for Samples: UCD90120A

FEATURES

- Monitor and Sequence 12 Voltage Rails
 - All Rails Sampled Every 400 μs
 - 12-bit ADC With 2.5-V, 0.5% Internal V_{REF}
 - Sequence Based on Time, Rail and Pin Dependencies
 - Four Programmable Undervoltage and Overvoltage Thresholds per Monitor
- Nonvolatile Error and Peak-Value Logging per Monitor (up to 12 Fault Detail Entries)
- Closed-Loop Margining for 10 Rails
 - Margin Output Adjusts Rail Voltage to Match User-Defined Margin Thresholds
- Programmable Watchdog Timer and System Reset
- Flexible Digital I/O Configuration
- Pin-Selected Rail States
- Multiphase PWM Clock Generator
 - Clock Frequencies From 15.259 kHz to 125 MHz
 - Capability to Configure Independent Clock Outputs for Synchronizing Switch-Mode Power Supplies
- JTAG and I²C/SMBus/ PMBus[™] Interfaces

APPLICATIONS


- Industrial / ATE
- Telecommunications and Networking
 Equipment
- Servers and Storage Systems
- Any System Requiring Sequencing and Monitoring of Multiple Power Rails

DESCRIPTION

The UCD90120A is a 12-rail PMBus/I²C addressable power-supply sequencer and monitor. The device integrates a 12-bit ADC for monitoring up to 12 power-supply voltage inputs. Twenty-six GPIO pins can be used for power supply enables, power-on reset signals, external interrupts, cascading, or other system functions. Twelve of these pins offer PWM functionality. Using these pins, the UCD90120A offers support for margining, and general-purpose PWM functions.

Specific power states can be achieved using the Pin-Selected Rail States feature. This feature allows with the use of up to 3 GPIs to enable and disable any rail. This is useful for implementing system low-power modes and the Advanced Configuration and Power Interface (ACPI) specification that is used for hardware devices.

The TI Fusion Digital Power[™] designer software is provided for device configuration. This PC-based graphical user interface (GUI) offers an intuitive interface for configuring, storing, and monitoring all system operating parameters.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PMBus, Fusion Digital Power are trademarks of Texas Instruments.

UCD90120A

SLVSAN9-APRIL 2011

www.ti.com

XAS


STRUMENTS



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

FUNCTIONAL BLOCK DIAGRAM



64-pin QFN

ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

		VALUE	UNIT
Voltage applied at V33	3D to DV _{SS}	-0.3 to 3.8	V
Voltage applied at V33	BA to AV _{SS}	-0.3 to 3.8	V
Voltage applied to any	other pin ⁽²⁾	-0.3 to (V33A + 0.3)	V
Storage temperature (T _{stg})	-40 to 150	°C
ESD roting	Human-body model (HBM)	2.5	kV
ESD rating	Charged-device model (CDM)	750	V

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages referenced to V_{SS}



THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾	UCD90120A	
		RGC (64) PINS	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	26.4	
θ _{JC(top)}	Junction-to-case(top) thermal resistance	21.2	
θ_{JB}	Junction-to-board thermal resistance	1.7	°C/W
τιΨ	Junction-to-top characterization parameter	0.7	C/W
Ψ _{JB}	Junction-to-board characterization parameter	8.8	
$\theta_{JC(bottom)}$	Junction-to-case(bottom) thermal resistance	1.7	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply voltage during operation (V _{33D} , V _{33DIO} , V _{33A})	3	3.3	3.6	V
Operating free-air temperature range, T _A	-40		110	°C
Junction temperature, T _J			125	°C

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
SUPPLY CUR	RENT				·	
I _{V33A}		V _{V33A} = 3.3 V		8		mA
I _{V33DIO}		V _{V33DIO} = 3.3 V		2		mA
I _{V33D}	Supply current ⁽¹⁾	V _{V33D} = 3.3 V		40		mA
I _{V33D}		V_{V33D} = 3.3 V, storing configuration parameters in flash memory		50		mA
ANALOG INPU	UTS (MON1–MON13)					
V _{MON}	Input voltage range	MON1-MON9	0		2.5	V
		MON10-MON13	0.2		2.5	V
INL	ADC integral nonlinearity		-4		4	LSB
DNL	ADC differential nonlinearity		-2		2	LSB
l _{ikg}	Input leakage current	3 V applied to pin			100	nA
IOFFSET	Input offset current	1-kΩ source impedance	-5		5	μA
D		MON1–MON9, ground reference	8			MΩ
R _{IN}	Input impedance	MON10–MON13, ground reference	0.5	1.5	3	MΩ
C _{IN}	Input capacitance				10	pF
t _{CONVERT}	ADC sample period	14 voltages sampled, 3.89 µsec/sample		400		µsec
N/	ADC 2.5 V, internal reference accuracy	0°C to 125°C	-0.5		0.5	%
V _{REF}		-40°C to 125°C	-1		1	%
ANALOG INPU	UT (PMBUS_ADDRx)					
I _{BIAS}	Bias current for PMBus Addr pins		9		11	μΑ
V _{ADDR_OPEN}	Voltage – open pin	PMBUS_ADDR0, PMBUS_ADDR1 open	2.26			V
V _{ADDR_SHORT}	Voltage – shorted pin	PMBUS_ADDR0, PMBUS_ADDR1 short to ground			0.124	V
DIGITAL INPU	ITS AND OUTPUTS					
V _{OL}	Low-level output voltage	I _{OL} = 6 mA ⁽²⁾ , V _{33DIO} = 3 V		C)gnd + 0.25	V
V _{OH}	High-level output voltage	$I_{OH} = -6 \text{ mA}^{(3)}, V_{33DIO} = 3 \text{ V}$	V _{33DIO} - 0.6			V
V _{IH}	High-level input voltage	V _{33DIO} = 3 V	2.1		3.6	V
V _{IL}	Low-level input voltage	V _{33DIO} = 3.5 V			1.4	V

Typical supply current values are based on device programmed but not configured, and no peripherals connected to any pins.
 The maximum total current, I_{OL}max, for all outputs combined, should not exceed 12 mA to hold the maximum voltage drop specified.
 The maximum total current, I_{OH}max, for all outputs combined, should not exceed 48 mA to hold the maximum voltage drop specified.

SLVSAN9-APRIL 2011

www.ti.com

Texas Instruments

ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
MARGINING O	UTPUTS		i			
T _{PWM_FREQ}	MARGINING-PWM frequency	FPWM1-8	15.260		125000	kHz
		PWM3-4	0.001		7800	
DUTY _{PWM}	MARGINING-PWM duty cycle range		0		100	%
SYSTEM PERF	FORMANCE		·			
V _{DD} Slew	Minimum V _{DD} slew rate	V_{DD} slew rate between 2.3 V and 2.9 V	0.25			V/ms
V _{RESET}	Supply voltage at which device comes out of reset	For power-on reset (POR)			2.4	V
t _{RESET}	Low-pulse duration needed at RESET pin	To reset device during normal operation	2			μS
f(PCLK)	Internal oscillator frequency	$T_A = 125^{\circ}C, T_A = 25^{\circ}C$	240	250	260	MHz
t _{retention}	Retention of configuration parameters	$T_J = 25^{\circ}C$	100			Years
Write_Cycles	Number of nonvolatile erase/write cycles	$T_J = 25^{\circ}C$	20			K cycles



PMBus/SMBus/I²C

The timing characteristics and timing diagram for the communications interface that supports I²C, SMBus and PMBus is shown below.

I²C/SMBus/PMBus TIMING REQUIREMENTS

 $T_A = -40^{\circ}$ C to 85°C, 3 V < V_{DD} < 3.6 V; typical values at $T_A = 25^{\circ}$ C and $V_{CC} = 2.5$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
FSMB	SMBus/PMBus operating frequency	Slave mode, SMBC 50% duty cycle	10		400	kHz
FI2C	I ² C operating frequency	Slave mode, SCL 50% duty cycle	10		400	kHz
t _(BUF)	Bus free time between start and stop		4.7			μs
t _(HD:STA)	Hold time after (repeated) start		0.26			μs
t _(SU:STA)	Repeated-start setup time		0.26			μs
t _(SU:STO)	Stop setup time		0.26			μs
t _(HD:DAT)	Data hold time	Receive mode	0			ns
t _(SU:DAT)	Data setup time		50			ns
t _(TIMEOUT)	Error signal/detect	See ⁽¹⁾			35	ms
t _(LOW)	Clock low period		0.5			μs
t _(HIGH)	Clock high period	See ⁽²⁾	0.26		50	μs
t _(LOW:SEXT)	Cumulative clock low slave extend time	See ⁽³⁾			25	ms
t _f	Clock/data fall time	See ⁽⁴⁾			120	ns
t _r	Clock/data rise time	See ⁽⁵⁾			120	ns

(1)

The device times out when any clock low exceeds $t_{(TIMEOUT)}$. $t_{(HIGH)}$, Max, is the minimum bus idle time. SMBC = SMBD = 1 for t > 50 ms causes reset of any transaction that is in progress. This specification is valid when the NC_SMB control bit remains in the default cleared state (CLK[0] = 0). (2)

t(LOW:SEXT) is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.

Fall time $t_f = 0.9$ VDD to (V_{IL}MAX - 0.15) (4)

(5) Rise time $t_r = (V_{IL}MAX - 0.15)$ to $(V_{IH}MIN + 0.15)$




Figure 1. I²C/SMBus Timing Diagram




Figure 2. Bus Timing in Extended Mode

TEXAS INSTRUMENTS

www.ti.com

DEVICE INFORMATION

Figure 3. UCD90120A PIN ASSIGNMENT




Table 1. PIN FUNCTIONS

PIN NAME	PIN NO.	I/O TYPE	DESCRIPTION
ANALOG MONITOR	INPUTS		
MON1	1	Ι	Analog input (0 V–2.5 V)
MON2	2	Ι	Analog input (0 V–2.5 V)

6 Submit Documentation Feedback

Copyright © 2011, Texas Instruments Incorporated



PIN NAME	PIN NO.	I/O TYPE	DESCRIPTION
MON3	3	I	Analog input (0 V–2.5 V)
MON4	4	I	Analog input (0 V–2.5 V)
MON5	5	I	Analog input (0 V–2.5 V)
MON6	6	I	Analog input (0 V–2.5 V)
MON7	59	I	Analog input (0 V–2.5 V)
MON8	62	1	Analog input (0 V–2.5 V)
MON9	63	I	Analog input (0 V–2.5 V)
MON10	50	I	Analog input (0.2 V–2.5 V)
MON11	52	1	Analog input (0.2 V–2.5 V)
MON12	54	1	Analog input (0.2 V–2.5 V)
MON13	56		Analog input (0.2 V–2.5 V)
GPIO		•	
GPIO1	11	I/O	General-purpose discrete I/O
GPIO2	12	1/O	General-purpose discrete I/O
GPIO3	12	1/O	General-purpose discrete I/O
GPIO4	13	1/O	General-purpose discrete I/O
GPIO13	25	1/O	General-purpose discrete I/O
GPIO14	29	I/O	General-purpose discrete I/O
GPIO15	30	1/O	General-purpose discrete I/O
GPIO16	33	1/O	General-purpose discrete I/O
GPIO10 GPIO17	33	1/O	General-purpose discrete I/O
GPIO17 GPIO18	34	1/O 1/O	General-purpose discrete I/O
		1/0	General-purpose discrete I/O
	17	I/O/PWM	
FPWM1/GPIO5	17		PWM (15.259 kHz to 125 MHz) or GPIO
FPWM2/GPIO6	18	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO
FPWM3/GPIO7	19	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO
FPWM4/GPIO8	20	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO
FPWM5/GPIO9	21	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO
FPWM6/GPIO10	22	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO
FPWM7/GPIO11	23	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO
FPWM8/GPI012	24	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO
PWM1/GPI1	31	I/PWM	Fixed 10-kHz PWM output or GPI
PWM2/GPI2	32	I/PWM	Fixed 1-kHz PWM output or GPI
PWM3/GPI3	42	I/PWM	PWM (0.93 Hz to 7.8125 MHz) or GPI
PWM4/GPI4	41	I/PWM	PWM (0.93 Hz to 7.8125 MHz) or GPI
PMBus COMM INTE			
PMBUS_CLK	15	I/O	PMBus clock (must have pullup to 3.3 V)
PMBUS_DATA	16	I/O	PMBus data (must have pullup to 3.3 V)
PMBALERT#	27	0	PMBus alert, active-low, open-drain output (must have pullup to 3.3 V)
PMBUS_CNTRL	28	I	PMBus control
PMBUS_ADDR0	61	I	PMBus analog address input. Least-significant address bit
PMBUS_ADDR1	60	I	PMBus analog address input. Most-significant address bit
JTAG			
TRCK	10	0	Test return clock
TCK/GPIO19	36	I/O	Test clock or GPIO
TDO/GPIO20	37	I/O	Test data out or GPIO
TDI/GPIO21	38	I/O	Test data in (tie to V_{dd} with 10-k Ω resistor) or GPIO

PIN NAME	PIN NO.	I/O TYPE	DESCRIPTION
TMS/GPIO22	39	I/O	Test mode select (tie to V_{dd} with 10-k Ω resistor) or GPIO
TRST	40	I	Test reset – tie to ground with 10-k Ω resistor
INPUT POWER AND	GROUNDS		
RESET	9		Active-low device reset input. Hold low for at least 2 µs to reset the device.
V33FB	58		Linear Regulator Feedback connection. Leave unconnected.
V33A	46		Analog 3.3-V supply. Refer to the Layout Guidelines section.
V33D	45		Digital core 3.3-V supply. Refer to the Layout Guidelines section.
V33DIO1	7		Digital I/O 3.3-V supply. Refer to the Layout Guidelines section.
V33DIO2	44		Digital I/O 3.3-V supply. Refer to the Layout Guidelines section.
BPCap	47		1.8-V bypass capacitor. Refer to the Layout Guidelines section.
AVSS1	49		Analog ground
AVSS2	48		Analog ground
AVSS3	64		Analog ground
DVSS1	8		Digital ground
DVSS2	26		Digital ground
DVSS3	43		Digital ground
	1		

Table 1. PIN FUNCTIONS (continued)

FUNCTIONAL DESCRIPTION

Thermal pad - tie to ground plane.

TI FUSION GUI

QFP ground pad

NA

The Texas Instruments *Fusion Digital Power Designer* is provided for device configuration. This PC-based graphical user interface (GUI) offers an intuitive I²C/PMBus interface to the device. It allows the design engineer to configure the system operating parameters for the application without directly using PMBus commands, store the configuration to on-chip nonvolatile memory, and observe system status (voltage, etc). *Fusion Digital Power Designer* is referenced throughout the data sheet as *Fusion GUI* and many sections include screenshots. The *Fusion GUI* can be downloaded from www.ti.com.

PMBUS INTERFACE

The PMBus is a serial interface specifically designed to support power management. It is based on the SMBus interface that is built on the I²C physical specification. The UCD90120A supports revision 1.1 of the PMBus standard. Wherever possible, standard PMBus commands are used to support the function of the device. For unique features of the UCD90120A, MFR_SPECIFIC commands are defined to configure or activate those features. These commands are defined in the UCD90xxx Sequencer and System Health Controller PMBUS Command Reference (SLVU352). The most current UCD90xxx PMBus™ Command Reference can be found within the TI Fusion Digital Power Designer software via the Help Menu (Help, Documentation & Help Center, Sequencers tab, Documentation section).

This document makes frequent mention of the PMBus specification. Specifically, this document is *PMBus Power System Management Protocol Specification Part II – Command Language*, Revision 1.1, dated 5 February 2007. The specification is published by the Power Management Bus Implementers Forum and is available from www.pmbus.org.

The UCD90120A is PMBus compliant, in accordance with the *Compliance* section of the PMBus specification. The firmware is also compliant with the SMBus 1.1 specification, including support for the SMBus ALERT function. The hardware can support either 100-kHz or 400-kHz PMBus operation.

www.ti.com



THEORY OF OPERATION

Modern electronic systems often use numerous microcontrollers, DSPs, FPGAs, and ASICs. Each device can have multiple supply voltages to power the core processor, analog-to-digital converter or I/O. These devices are typically sensitive to the order and timing of how the voltages are sequenced on and off. The UCD90120A can sequence supply voltages to prevent malfunctions, intermittent operation, or device damage caused by improper power up or power down. Appropriate handling of under- and overvoltage faults can extend system life and improve long term reliability. The UCD90120A stores power supply faults to on-chip nonvolatile flash memory for aid in system failure analysis.

System reliability can be improved through four-corner testing during system verification. During four-corner testing, the system is operated at the minimum and maximum expected ambient temperature and with each power supply set to the minimum and maximum output voltage, commonly referred to as margining. The UCD90120A can be used to implement accurate closed-loop margining of up to 10 power supplies.

The UCD90120A 12-rail sequencer can be used in a PMBus- or pin-based control environment. The TI Fusion GUI provides a powerful but simple interface for configuring sequencing solutions for systems with between one and 12 power supplies using 12 analog voltage-monitor inputs, four GPIs and 22 highly configurable GPIOs. A rail includes voltage, a power-supply enable and a margining output. At least one must be included in a rail definition. Once the user has defined how the power-supply rails should operate in a particular system, analog input pins and GPIOs can be selected to monitor and enable each supply (Figure 4).

Rail #2 Rail #2 Pin 2 MON2 <click assign="" to=""> Pin 12 GPIO2 <click assign="" to=""> Delete Configure Rail #3 Pin 3 MON3 <click assign="" to=""> <click assign="" to=""> Pin 13 GPIO3 <click assign="" to=""> Delete Configure Rail #4 Rail #4 Pin 4 MON4 <click assign="" to=""> <click assign="" to=""> Pin 13 GPIO3 <click assign="" to=""> Delete Configure Rail #4 Rail #4 Pin 4 MON4 <click assign="" to=""> <click assign="" to=""> Pin 14 GPIO4 <click assign="" to=""> Delete Configure Rail #5 Pin 5 MON5 <click assign="" to=""> <click assign="" to=""> Pin 25 GPIO13 <click assign="" to=""> Delete Configure Rail #6 Pin 6 MON6 <click assign="" to=""> <click assign="" to=""> Pin 33 GPIO16 <click assign="" to=""> Delete Configure SPIS - General Purpose To To 6 Mones Spice all Behavior Active Active High Pin 31 GPI 1 PWM1 Active High Delete Configure GPI #1 Pin 12 GPI3 PWM3 Active High Delete Configure Configure GPI #3<!--</th--><th>ut Config</th><th>Pin Assignment</th><th>Fault Responses and</th><th>Limits Fault Loggin</th><th>ng Pin Selected S</th><th>itates System Watchdog</th><th>System Reset Run Time</th><th>Clock Device Info</th></click></click></click></click></click></click></click></click></click></click></click></click></click></click></click></click></click>	ut Config	Pin Assignment	Fault Responses and	Limits Fault Loggin	ng Pin Selected S	itates System Watchdog	System Reset Run Time	Clock Device Info
Rail Name Volkage Temperature Current Enable Trim/Margin PWM Actions rail #1 Pin 1 MON1 <click assign="" to=""> Sclick to Assign> Pin 11 GP101 <click assign="" to=""> Delete Configure rail #2 Pin 2 MON2 <click assign="" to=""> Click to Assign> Pin 12 GP102 <click assign="" to=""> Delete Configure rail #3 Rail #3 Pin 3 MON3 <click assign="" to=""> Click to Assign> Delete Configure rail #4 Rail #3 Pin 3 MON3 <click assign="" to=""> Click to Assign> Delete Configure rail #4 Rail #5 Pin 5 MON5 <click assign="" to=""> Click to Assign> Delete Configure rail #6 Rail #6 Pin 6 MON6 <click assign="" to=""> Click to Assign> Delete Configure rail #6 Rail #6 Pin 6 MON6 <click assign="" to=""> Click to Assign> Click to Assign> Delete Configure rail #6 Pin 6 MON6 <click assign="" to=""> Click to Assign> Click to Assign> Delete Configure rail #6 Pin 6 MON6 <click assign="" to=""> <t< th=""><th>ails - Mor</th><th>nitors & Enable</th><th><u>د</u></th><th></th><th></th><th></th><th></th><th>6 of 12 Assigned</th></t<></click></click></click></click></click></click></click></click></click></click></click>	ails - Mor	nitors & Enable	<u>د</u>					6 of 12 Assigned
Anit #2 Pin 2 MON2 CClick to Assion 2 Pin 12 GP102 CClick to Assion 2 Delete Configure anit #3 Rail #3 Pin 3 MON3 CClick to Assion 2 Pin 13 GP103 CClick to Assion 2 Delete Configure anit #4 Rail #4 Pin 4 MON4 CClick to Assion 2 CClick to Assion 2 Pin 14 GP104 CClick to Assion 2 Delete Configure anit #4 Rail #5 Pin 5 MON5 CClick to Assion 2 Pin 25 GP1013 CClick to Assion 2 Delete Configure anit #6 Pin 6 CClick to Assion 2 CClick to Assion 2 Pin 3 GP1016 CClick to Assion 2 Delete Configure Add Rail Pin 7 Polarity Special Behavior Actions Delete Configure GP1 #1 Pin 3 GP11 PWM1 Active High Delete Configure Delete Configure GP1 #1 Pin 3 GP11 PWM1 Active High Delete Configure Delete Configure GP1 #1 Pin 3 GP12 PWM2 Active High Delete Configure Delete Configure <t< th=""><th></th><th></th><th></th><th>Temperature</th><th>Current</th><th>Enable</th><th>Trim/Margin PWM</th><th></th></t<>				Temperature	Current	Enable	Trim/Margin PWM	
Anal #3 Pin 3 MON3 <click assian="" to=""> Pin 13 GP103 <click assian="" to=""> Pin 14 GP104 Click to Assian> Delete Configure ail #4 Rail #5 Pin 5 MON5 <click assian="" to=""> Zick to Assian> Pin 14 GP104 <click assian="" to=""> Delete Configure ail #5 Rail #6 Pin 5 MON5 <click assian="" to=""> Zick to Assian> Pin 25 GP1013 <click assian="" to=""> Delete Configure ail #6 Rail #6 Pin 6 MON6 <click assian="" to=""> Zick to Assian> Pin 33 GP1016 <click assian="" to=""> Delete Configure ail #6 Rail #6 Pin 6 MON6 <click assian="" to=""> Zick to Assian> Pin 33 GP1016 <click assian="" to=""> Delete Configure ail #6 Rai #6 Pin 13 GP11 PWM1 Active High Delete Configure GP1 #1 Pin 13 GP11 PWM1 Active High Delete Configure GP1 #2 Pin 42 GP13 PWM3 Active High Delete Configure GP1 #3 Pin 19 GP10 PWM4 Active High Delete</click></click></click></click></click></click></click></click></click></click>	Rail #1	Rail #1	Pin 1 MON1	<click assign="" to=""></click>	<click assign<="" td="" to=""><td>1> Pin 11 GPIO1</td><td><<u><click assign="" to=""></click></u></td><td>Delete Configure</td></click>	1> Pin 11 GPIO1	< <u><click assign="" to=""></click></u>	Delete Configure
iaii #4 Raii #4 Pin 4 MON4 <click assign="" to=""> Pin 14 GPIO4 <click assign="" to=""> Delete Configure iaii #5 Raii #5 Pin 5 MON5 <click assign="" to=""> Vin 25 GPIO13 <click assign="" to=""> Delete Configure iaii #6 Raii #6 Pin 6 MON6 <click assign="" to=""> Vin 25 GPIO13 <click assign="" to=""> Delete Configure iaii #6 Raii #6 Pin 6 MON6 <click assign="" to=""> Vin 25 GPIO13 <click assign="" to=""> Delete Configure iaii #6 Raii #6 Pin 6 MON6 <click assign="" to=""> Vin 33 GPIO16 <click assign="" to=""> Delete Configure iaii #7 Pin 11 GPI1 PWM1 Active High Delete Configure GPI #1 Pin 12 GPI3 PWM3 Active High Delete Configure GPI #4 Pin 11 GPI4 PWM4 Active High Delete Configure GPI #4 Pin 11 GPI4 PWM4 Active High Delete Configure GPI #4 Pin 11 GPI4 PWM4 Active High Delete</click></click></click></click></click></click></click></click></click></click>	Rail #2	Rail #2	Pin 2 MON2	< <u><click assign="" to=""></click></u>	< Click to Assign	<u>Pin 12 GPIO2</u>	< <u><click assign="" to=""></click></u>	Delete Configure
Rail #5 Pin 5 MONS <click assign="" to=""> Click to Assign> Pin 25 GP1013 <click assign="" to=""> Delete Configure Rail #6 Rail #6 Pin 6 MON6 <click assign="" to=""> Click to Assign> Pin 33 GP1016 <click assign="" to=""> Delete Configure Add Rail 4 of 8 Assigned Pris - General Purpose Inputs 4 of 8 Assigned Actions Actions GPI #1 Pin 31 GP11 PWM1 Active High Delete Configure GPI #2 Pin 32 GP12 PWM2 Active High Delete Configure GPI #3 Pin 4 GP14 PWM4 Active High Delete Configure GPI #4 Pin 11 GP14 PWM4 Active High Delete Configure GPI #4 Pin 11 GP14 PWM4 Active High Delete Configure GPI 6 Controlled GPOs - General Purpose Outputs with Programmble State Logic I of 12 Assigned Actions GPI 6 Controlled GPOs - General Purpose Outputs with Programmble State Logic Configuration Summary Actions GPI 6 GPO #1 Pin 29 DBG GPI014 Actively Driven Deley=0</click></click></click></click>	Rail #3	Rail #3	Pin 3 MON3	<click assign="" to=""></click>	<click assign<="" td="" to=""><td><u>Pin 13 GPIO3</u></td><td><<u><click assign="" to=""></click></u></td><td>Delete Configure</td></click>	<u>Pin 13 GPIO3</u>	< <u><click assign="" to=""></click></u>	Delete Configure
Rail #6 Pin 6 MON6 <click assign="" to=""> Pin 33 GP1016 <click assign="" to=""> Delete Configure Add Rail Pin 6 MON6 <click assign="" to=""> 4 of 8 Assigned Actions Actions PI Aame Pin 0 Polarity Special Behavior Actions Delete Configure GPI #1 Pin 32 GP12 PWM1 Active High Delete Configure GPI #2 Pin 32 GP12 PWM2 Active High Delete Configure GP1 #3 Pin 42 GP13 PWM1 Active High Delete Configure GP1 #4 Pin 41 GP14 PWM4 Active High Delete Configure GP1 #4 Pin 41 GP14 PWM4 Active High Delete Configure GP0 Name Pin Polarity Mode Configuration Summary Actions GP0 Name Pin Polarity Active High Active Pigh Delete Configure GP0 Name Pin Polarity Mode Configuration Summary Actions Actions Logic GP0 #1 Pin 29 DBG GP1014 Acti</click></click></click>	Rail #4	Rail #4	Pin 4 MON4	< <u><click assign="" to=""></click></u>	< Click to Assign	<u>Pin 14 GPIO4</u>	< <u><click assign="" to=""></click></u>	Delete Configure
Add Rail Pin Polarity Special Behavior Actions GPI #1 Pin 31 GP11 PWM1 Active High Delete Configure GPI #2 Pin 32 GP12 PWM2 Active High Delete Configure GPI #3 Pin 41 GP14 PWM4 Active High Delete Configure GPI #4 Pin 41 GP14 PWM4 Active High Delete Configure GPI #4 Pin 41 GP14 PWM4 Active High Delete Configure GPI #4 Pin 41 GP14 PWM4 Active High Delete Configure GPI 6GP0 FOC Pin 41 GP14 PWM4 Active High Delete Configure GPI 6GP0 FOC Pin 41 GP14 PWM4 Active High Delete Configure GP0 Name Pin Polarity Mode Configuration Summary Actions GP0 Name Pin 29 DBG GP101 Active High Actively Driven Deleay=0 ms * GP11 * RAIL1 * RAIL2 * RAIL3 * Delete Configure Add Logic Controlled GP0s - General Purpose Outputs with Fixed State O of 22 Assigned O of 22 Assigned	Rail #5	Rail #5	Pin 5 MON5	<u><click assign="" to=""></click></u>	< Click to Assign	1> Pin 25 GPIO13	< <u><click assign="" to=""></click></u>	Delete Configure
Pis Pin Polarity Special Behavior Actions GPI #1 Pin 31 GPI1 PWM1 Active High Delete Configure GPI #2 Pin 32 GPI2 PWM2 Active High Delete Configure GPI #3 Pin 42 GPI3 PWM3 Active High Delete Configure GPI #4 Pin 14 GPI4 PWM4 Active High Delete Configure GPI #4 Pin 14 GPI4 PWM4 Active High Delete Configure GPI #4 Pin 14 GPI4 PWM4 Active High Delete Configure GPI #4 Pin 11 GPI4 PWM4 Active High Delete Configure GPI #4 Pin 11 GPI4 PWM4 Active High Delete Configure GPI #4 Pin 11 GPI4 PWM4 Active High Delete Configure GPI 0arity Pin Polarity Mode Configuration Summary Actions Logic GPO #1 Pin 29 DBG GPIO14 Active High Actively Driven Delay=0 ms * GPI1 * RAIL1 * RAIL2 * RAIL3 * Delete Configure </th <th>Rail #6</th> <th>Rail #6</th> <th>Pin 6 MON6</th> <th><<u><click assign="" to=""></click></u></th> <th><click assign<="" th="" to=""><th>> Pin 33 GPIO16</th><th><<u><click assign="" to=""></click></u></th><th>Delete Configure</th></click></th>	Rail #6	Rail #6	Pin 6 MON6	< <u><click assign="" to=""></click></u>	<click assign<="" th="" to=""><th>> Pin 33 GPIO16</th><th><<u><click assign="" to=""></click></u></th><th>Delete Configure</th></click>	> Pin 33 GPIO16	< <u><click assign="" to=""></click></u>	Delete Configure
Pin Polarity Special Behavior Actions GPI #1 Pin 31 GP11 PWM1 Active High Delete Configure GPI #2 Pin 32 GP12 PWM2 Active High Delete Configure GPI #3 Pin 42 GP13 PWM3 Active High Delete Configure GPI #4 Pin 42 GP13 PWM3 Active High Delete Configure GPI #4 Pin 41 GP14 PWM4 Active High Delete Configure GPI #4 Pin 41 GP14 PWM4 Active High Delete Configure GPI #4 Pin 41 GP14 PWM4 Active High Delete Configure GPI GPI ON- General Purpose Outputs with Programmble State Logic 1 of 12 Assigned Actions GPI GPI O14 Active High Actively Driven Delay=0 ms * GPI1 * RAIL1 * RAIL2 * RAIL3 * Delete Configure Add Logic Controlled GPOs - General Purpose Outputs with Fixed State 0 of 22 Assigned O of 22 Assigned ou have not configured any command controlled GPOs; click the Add link below to add Active High Active High	Add Rail							
Pin Polarity Special Behavior Actions GPI #1 Pin 31 GP11 PWM1 Active High Delete Configure GPI #2 Pin 32 GP12 PWM2 Active High Delete Configure GPI #3 Pin 42 GP13 PWM3 Active High Delete Configure GPI #4 Pin 42 GP13 PWM3 Active High Delete Configure GPI #4 Pin 41 GP14 PWM4 Active High Delete Configure GPI #4 Pin 41 GP14 PWM4 Active High Delete Configure GPI #4 Pin 41 GP14 PWM4 Active High Delete Configure GPI GPI ON- General Purpose Outputs with Programmble State Logic 1 of 12 Assigned Actions GPI GPI O14 Active High Actively Driven Delay=0 ms * GPI1 * RAIL1 * RAIL2 * RAIL3 * Delete Configure Add Logic Controlled GPOs - General Purpose Outputs with Fixed State 0 of 22 Assigned O of 22 Assigned ou have not configured any command controlled GPOs; click the Add link below to add Active High Active High	GPIs - Gen	eral Purnose Ir	nuts					4 of 8 Assigned
GPI #2 Pin 32 GPI2 PWM2 Active High Delete Configure GPI #3 Pin 42 GPI3 PWM3 Active High Delete Configure GPI #4 Pin 41 GPI4 PWM4 Active High Delete Configure GPI #4 Pin 41 GPI4 PWM4 Active High Delete Configure GPI #4 Pin 41 GPI4 PWM4 Active High Delete Configure Add GPI Pin 40 GPOs - General Purpose Outputs with Programmble State Logic Configuration Summary Actions GPO Name Pin Polarity Mode Configuration Summary Actions Logic GPO #1 Pin 29 DBG GPI014 Active High Actively Driven Delay=0 ms * GPI1 * RAIL1 * RAIL2 * RAIL3 * Delete Configure O of 22 Assigned In unave not configured any command controlled GPOs; click the Add link below to add	GPI Name		-	Polarity	Special Beh	avior		
GPI #3 Pin 42 GPI3 PWM3 Active High Delete Configure GPI #4 Pin 41 GPI4 PWM4 Active High Delete Configure Add GPI Pin 41 GPI4 PWM4 Active High 1 of 12 Assigned SPD Name Pin Polarity Mode Configuration Summary Actions Logic GPO #1 Pin 29 DBG GPI014 Active High Actively Driven Delay=0 ms * GPI1 * RAIL1 * RAIL2 * RAIL3 * Delete Configure Add Logic Controlled GPOs - General Purpose Outputs with Fixed State 0 of 22 Assigned Mode Configured any command controlled GPOs; click the Add link below to add Active add	GPI #1		Pin 31 GPI1 PWM1	Active High				Delete Configure
GPI #4 Pin 41 GPI4 PWM4 Active High Delete Configure Add GPI Delete Configure 1 of 12 Assigned SPO Name Pin Polarity Mode Configuration Summary Actions Logic GPO #1 Pin 29 DBG GPIO14 Active High Actively Driven Delay=0 ms * GPI1 * RAIL1 * RAIL2 * RAIL3 * Delete Configure Add Logic Controlled GPOs - General Purpose Outputs with Fixed State 0 of 22 Assigned ou have not configured any command controlled GPOs; click the Add link below to add Add Delete Configure	GPI #2		Pin 32 GPI2 PWM2	Active High				Delete Configure
Add GPI Digic Controlled GPOs - General Purpose Outputs with Programmble State Logic 1 of 12 Assigned SPO Name Pin Polarity Mode Configuration Summary Actions Logic GPO #1 Pin 29 DBG GPIO14 Active High Actively Driven Delay=0 ms * GPI1 * RAIL1 * RAIL2 * RAIL3 * Delete Configure Add Logic Controlled GPO O of 22 Assigned Image: Configure of Config	GPI #3		Pin 42 GPI3 PWM3	Active High				Delete Configure
orgic Controlled GPOs - General Purpose Outputs with Programmble State Logic 1 of 12 Assigned SPO Name Pin Polarity Mode Configuration Summary Actions Logic GPO #1 Pin 29 DBG GPI014 Active High Actively Driven Delay=0 ms * GPI1 * RAIL1 * RAIL2 * RAIL3 * Delete Configure Add Logic Controlled GPOs - General Purpose Outputs with Fixed State 0 of 22 Assigned	GPI #4		Pin 41 GPI4 PWM4	Active High				Delete Configure
SPD Name Pin Polarity Mode Configuration Summary Actions Logic GPO #1 Pin 29 DBG GPI014 Active High Actively Driven Delay=0 ms * GPI1 * RAIL1 * RAIL2 * RAIL3 * Delete Configure Add Logic Controlled GPO O of 22 Assigned To add link below to add O of 22 Assigned	Add GPI							
SPD Name Pin Polarity Mode Configuration Summary Actions Logic GPO #1 Pin 29 DBG GPI014 Active High Actively Driven Delay=0 ms * GPI1 * RAIL1 * RAIL2 * RAIL3 * Delete Configure Add Logic Controlled GPO O of 22 Assigned To add link below to add O of 22 Assigned			I.B					1 - 6 10 4
Logic GPO #1 Pin 29 DBG GPI014 Active High Actively Driven Delay=0 ms * GPI1 * RAIL1 * RAIL2 * RAIL3 * Delete Configure Add Logic Controlled GPO ommand Controlled GPOs - General Purpose Outputs with Fixed State 0 of 22 Assigned You have not configured any command controlled GPOs; click the Add link below to add Delete Configure	-				-		rv	
Add Logic Controlled GPOs ommand Controlled GPOs - General Purpose Outputs with Fixed State ou have not configured any command controlled GPOs; click the Add link below to add							•	
ommand Controlled GPOs - General Purpose Outputs with Fixed State 0 of 22 Assigned						,		
ou have not configured any command controlled GPOs; click the Add link below to add								
	Command	Controlled GPC)s - General Purpose	Outputs with Fixe	ed State			0 of 22 Assigned
Add Command Controlled GPO	You have n	ot configured any	command controlled G	POs; click the Add link	k below to add			
	Add Comr	mand Controlle	<u>d GPO</u>					
WMs - General Purpose Pulse-Width Modulation Outputs 0 of 12 Assigned	PWMs - Ge	eneral Purpose I	Pulse-Width Modula	tion Outputs				0 of 12 Assigned
ou have not configured any PWMs; click the Add link below to add	You have n	ot configured any	PWMs; click the Add lin	k below to add				
Ndd PWM	Add PWM	l						



UCD90120A

SLVSAN9-APRIL 2011

After the pins have been configured, other key monitoring and sequencing criteria are selected for each rail from the Vout Config tab (Figure 5):

- Nominal operating voltage (Vout)
- Undervoltage (UV) and overvoltage (OV) warning and fault limits
- · Margin-low and margin-high values
- Power-good on and power-good off limits
- PMBus or pin-based sequencing control (On/Off Config)
- Rails and GPIs for Sequence On dependencies
- Rails and GPIs for Sequence Off dependencies
- Turn-on and turn-off delay timing
- Maximum time allowed for a rail to reach POWER_GOOD_ON or POWER_GOOD_OFF after being enabled or disabled
- Other rails to turn off in case of a fault on a rail (fault-shutdown slaves)




Figure 5. Fusion GUI V_{OUT}-Config Tab

The **Synchronize margins/limits/PG to Vout** checkbox is an easy way to change the nominal operating voltage of a rail and also update all of the other limits associated with that rail according to the percentages shown to the right of each entry.

The plot in the upper left section of Figure 5 shows a simulation of the overall sequence-on and sequence-off configuration, including the nominal voltage, the turnon and turnoff delay times, the power-good on and power-good off voltages and any timing dependencies between the rails.



After a rail voltage has reached its POWER_GOOD_ON voltage and is considered to be in regulation, it is compared against two UV and two OV thresholds in order to determine if a warning or fault limit has been exceeded. If a fault is detected, the UCD90120A responds based on a variety of flexible, user-configured options. Faults can cause rails to restart, shut down immediately, sequence off using turnoff delay times or shut down a group of rails and sequence them back on. Different types of faults can result in different responses.

Fault responses, along with a number of other parameters including user-specific manufacturing information and external scaling and offset values, are selected in the different tabs within the Configure funciton of the *Fusion GUI*. Once the configuration satisfies the user requirements, it can be written to device SRAM if *Fusion GUI* is connected to a UCD90120A using an $I^2C/PMBus$. SRAM contents can then be stored to data flash memory so that the configuration remains in the device after a reset or power cycle.

The *Fusion GUI* Monitor page has a number of options, including a device dashboard and a system dashboard, for viewing and controlling device and system status.




Figure 6. Fusion GUI Monitor Page

The UCD90120A also has status registers for each rail and the capability to log faults to flash memory for use in system troubleshooting. This is helpful in the event of a power-supply or system failure. The status registers (Figure 7) and the fault log (Figure 8) are available in the *Fusion GUI*. See the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* (SLVU352) and the PMBus Specification for detailed descriptions of each status register and supported PMBus commands.

Copyright © 2011, Texas Instruments Incorporated

UCD90120A

SLVSAN9-APRIL 2011



www.ti.com




Figure 7. Fusion GUI Rail-Status Register



ogged Faults

I	mmon	GPI	(s	Rai	il #1 Faults	Rai	i #2 Faults
,	Reserved	7	GPI 8 Fault	7	SEQ_OFF_TIMEOUT	7	SEQ_OFF_TIMEOUT
5	Reserved	6	GPI 7 Fault	6	SEQ_ON_TIMEOUT	6	SEQ_ON_TIMEOUT
5	Reserved	5	GPI 6 Fault	5	OT Fault	5	OT Fault
4	Reserved	4	GPI 5 Fault	4	IOUT UC Fault	4	IOUT UC Fault
3	Watchdog Timeout	3	GPI 4 Fault	3	IOUT OC Fault	3	IOUT OC Fault
2	Re-Sequence Error	2	GPI 3 Fault	2	TON_MAX Fault	2	TON_MAX Fault
1	System Watchdog	1	GPI 2 Fault	1	Yout UY Fault	1	Yout UY Fault
_	Timeout	0	GPI 1 Fault	0	Yout OY Fault	0	Yout OY Fault
0_	Log Not Empty						
							il #6 Faults
Rai	l #3 Faults	Rai	l #4 Faults	Rai	il #5 Faults	Ra	#o raules
Rai 7	I #3 Faults SEQ_OFF_TIMEOUT	Rai	l #4 Faults SEQ_OFF_TIMEOUT	Rai	il #5 Faults SEQ_OFF_TIMEOUT	Rai	SEQ_OFF_TIMEOUT
7	SEQ_OFF_TIMEOUT	7	SEQ_OFF_TIMEOUT	7	SEQ_OFF_TIMEOUT	7	SEQ_OFF_TIMEOUT
7 6	SEQ_OFF_TIMEOUT	7	SEQ_OFF_TIMEOUT SEQ_ON_TIMEOUT	7	SEQ_OFF_TIMEOUT SEQ_ON_TIMEOUT	7	SEQ_OFF_TIMEOUT
7 6 5	SEQ_OFF_TIMEOUT SEQ_ON_TIMEOUT OT Fault						
7 6 5 4	SEQ_OFF_TIMEOUT SEQ_ON_TIMEOUT OT Fault IOUT UC Fault						
7 6 5 4 3	SEQ_OFF_TIMEOUT SEQ_ON_TIMEOUT OT Fault IOUT UC Fault IOUT OC Fault	7 6 5 4 3	SEQ_OFF_TIMEOUT SEQ_ON_TIMEOUT OT Fault IOUT UC Fault IOUT OC Fault	7 6 5 4 3	SEQ_OFF_TIMEOUT SEQ_ON_TIMEOUT OT Fault IOUT UC Fault IOUT OC Fault	7 6 5 4 3	SEQ_OFF_TIMEOUT SEQ_ON_TIMEOUT OT Fault IOUT UC Fault IOUT OC Fault

Figure 8. Fusion GUI Flash-Error Log (Logged Faults)

POWER-SUPPLY SEQUENCING

The UCD90120A can control the turn-on and turn-off sequencing of up to 12 voltage rails by using a GPIO to set a power-supply enable pin high or low. In PMBus-based designs, the system PMBus master can initiate a sequence-on event by asserting the PMBUS_CNTRL pin or by sending the OPERATION command over the I²C serial bus. In pin-based designs, the PMBUS_CNTRL pin can also be used to sequence-on and sequence-off.

The auto-enable setting ignores the OPERATION command and the PMBUS CNTRL pin. Sequence-on is started at power up after any dependencies and time delays are met for each rail. A rail is considered to be on or within regulation when the measured voltage for that rail crosses the power-good on (POWER_GOOD_ON⁽¹⁾) limit. The rail is still in regulation until the voltage drops below power-good off (POWER_GOOD_OFF). In the case that there isn't voltage monitoring set for a given rail, that rail is considered ON if it is commanded on (either pin, OPERATION command. PMBUS CNTRL auto-enable) and (TON DELAY bv or TON MAX FAULT LIMIT) time passes. Also, a rail is considered OFF if that rail is commanded OFF and (TOFF DELAY + TOFF MAX WARN LIMIT) time passes

⁽¹⁾ In this document, configuration parameters such as Power Good On are referred to using Fusion GUI names. *The UCD90xxx Sequencer and System Health Controller PMBus Command Reference* name is shown in parentheses (POWER_GOOD_ON) the first time the parameter appears.

UCD90120A

SLVSAN9-APRIL 2011

Turn-on Sequencing

The following sequence-on options are supported for each rail:

- Monitor only do not sequence-on
- Fixed delay time (TON_DELAY) after an OPERATION command to turn on
- Fixed delay time after assertion of the PMBUS_CNTRL pin
- Fixed time after one or a group of parent rails achieves regulation (POWER_GOOD_ON)
- Fixed time after a designated GPI has reached a user-specified state
- Any combination of the previous options

The maximum TON_DELAY time is 3276 ms.

Turn-off Sequencing

The following sequence-off options are supported for each rail:

- Monitor only do not sequence-off
- · Fixed delay time (TOFF_DELAY) after an OPERATION command to turn off
- Fixed delay time after deassertion of the PMBUS_CNTRL pin
- Fixed time after one or a group of parent rails drop below regulation (POWER_GOOD_OFF)
- · Fixed delay time in response to an undervoltage, overvoltage, or max turn-on fault on the rail
- Fixed delay time in response to a fault on a different rail when set as a fault shutdown slave to the faulted rail
- · Fixed delay time in response to a GPI reaching a user-specified state
- Any combination of the previous options

The maximum TOFF_DELAY time is 3276 ms.




Figure 9. Sequence-on and Sequence-off Timing

Sequencing Configuration Options

In addition to the turn-on and turn-off sequencing options, the time between when a rail is enabled and when the monitored rail voltage must reach its power-good-on setting can be configured using max turn-on (TON_MAX_FAULT_LIMIT). Max turn-on can be set in 1-ms increments. A value of 0 ms means that there is no limit and the device can try to turn on the output voltage indefinitely.

Rails can be configured to turn off immediately or to sequence-off according to rail and GPI dependencies, and user-defined delay times. A sequenced shutdown is configured by selecting the appropriate rail and GPI dependencies, and turn-off delay (TOFF_DELAY) times for each rail. The turn-off delay times begin when the PMBUS_CNTRL pin is deasserted, when the PMBUS OPERATION command is used to give a soft-stop command, or when a fault occurs on a rail that has other rails set as fault-shutdown slaves.

Shutdowns on one rail can initiate shutdowns of other rails or controllers. In systems with multiple UCD90120As, it is possible for each controller to be both a master and a slave to another controller.

NSTRUMENTS

EXAS



PIN SELECTED RAIL STATES

This feature allows with the use of up to 3 GPIs to enable and disable any rail. This is useful for implementing system low-power modes and the Advanced Configuration and Power Interface (ACPI) specification that is used for operating system directed power management in servers and PCs. In up to 8 system states, the power system designer can define which rails are on and which rails are off. If a new state is presented on the input pins, and a rail is required to change state, it will do so with regard to its sequence-on or sequence-off dependencies.

The OPERATION command is modified when this function causes a rail to change its state. This means that the ON_OFF_CONFIG for a given rail must be set to use the OPERATION command for this function to have any effect on the rail state. The first 3 pins configured with the GPI_CONFIG command are used to select 1 of 8 system states. Whenever the device is reset, these pins are sampled and the system state, if enabled, will be used to update each rail state. When selecting a new system state, changes to the status of the GPIs must not take longer than 1 microsecond. See the UCD90xxx Sequencer and System Health Controller PMBus Command Reference for complete configuration settings of PIN_SELECTED_RAIL_STATES.

GPI 2 State	GPI 1 State	GPI 0 State	System State
NOT Asserted	NOT Asserted	NOT Asserted	0
NOT Asserted	NOT Asserted	Asserted	1
NOT Asserted	Asserted	NOT Asserted	2
NOT Asserted	Asserted	Asserted	3
Asserted	NOT Asserted	NOT Asserted	4
Asserted	NOT Asserted	Asserted	5
Asserted	Asserted	NOT Asserted	6
Asserted	Asserted	Asserted	7

Table 2. GPI Selection of System	States
----------------------------------	--------

VOLTAGE MONITORING

Up to 12 voltages can be monitored using the analog input pins. The input voltage range is 0 V–2.5 V for MON pins 1-6, 55-59, 62, 63, and 63. Pins 50, 52, and 54 can measure down to 0.2 V. Any voltage between 0 V and 0.2 V on these pins is read as 0.2 V. External resistors can be used to attenuate voltages higher than 2.5 V.

The ADC operates continuously, requiring 3.89 μ s to convert a single analog input and 62.2 μ s to convert all 14 of the analog inputs. Each rail is sampled by the sequencing and monitoring algorithm every 400 μ s. The maximum source impedance of any sampled voltage should be less than 4 k Ω . The source impedance limit is particularly important when a resistor-divider network is used to lower the voltage applied to the analog input pins.

MON1 - MON6 can be configured using digital hardware comparators, which can be used to achieve faster fault responses. Each hardware comparator has four thresholds (two UV (Fault and Warning) and two OV (Fault and Warning)). The hardware comparators respond to UV or OV conditions in about 80 μ s (faster than 400 μ s for the ADC inputs) and can be used to disable rails or assert GPOs. The only fault response available for the hardware comparators is to shut down immediately.

An internal 2.5-V reference is used by the ADC. The ADC reference has a tolerance of $\pm 0.5\%$ between 0°C and 125°C and a tolerance of $\pm 1\%$ between -40°C and 125°C. An external voltage divider is required for monitoring voltages higher than 2.5 V. The nominal rail voltage and the external scale factor can be entered into the *Fusion GUI* and are used to report the actual voltage being monitored instead of the ADC input voltage. The nominal voltage is used to set the range and precision of the reported voltage according to Table 3.

UCD90120A SLVSAN9-APRIL 2011






Figure 10. Voltage Monitoring Block Diagram

VOLTAGE RANGE (Volts)	RESOLUTION (millivolts)
0 to 127.99609	3.90625
0 to 63.99805	1.95313
0 to 31.99902	0.97656
0 to 15.99951	0.48824
0 to 7.99976	0.24414
0 to 3.99988	0.12207
0 to 1.99994	0.06104
0 to 0.99997	0.03052

Table 3. Voltage Range and Resolution


Although the monitor results can be reported with a resolution of about 15 μ V, the real conversion resolution of 610 μ V is fixed by the 2.5-V reference and the 12-bit ADC.

FAULT RESPONSES AND ALERT PROCESSING

Device monitors that the rail stays within a window of normal operation. There are two programmable warning levels (under and over) and two programmable fault levels (under and over). When any monitored voltage goes outside of the warning or fault window, the PMBALERT# pin is asserted immediately, and the appropriate bits are set in the PMBus status registers (see Figure 7). Detailed descriptions of the status registers are provided in the UCD90xxx Sequencer and System Health Controller PMBus Command Reference and the PMBus Specification.

A programmable glitch filter can be enabled or disabled for each MON input. A glitch filter for an input defined as a voltage can be set between 0 and 102 ms with 400-µs resolution.


Fault-response decisions are based on results from the 12-bit ADC. The device cycles through the ADC results and compares them against the programmed limits. The time to respond to an individual event is determined by when the event occurs within the ADC conversion cycle and the selected fault response.











Rail 1 and Rail 2 are both sequenced "ON" and "OFF" by the PMBUS_CNTRL pin only

Rail 2 has Rail 1 as an "ON" dependency

Rail 1 is set to shutdown immediately and RESTART 1 time in case of a Time On Max fault

Figure 12. Maximum Turn-on Fault

The configurable fault limits are:

TON_MAX_FAULT – Flagged if a rail that is enabled does not reach the POWER_GOOD_ON limit within the configured time

VOUT_UV_WARN – Flagged if a voltage rail drops below the specified UV warning limit after reaching the POWER_GOOD_ON setting

VOUT_UV_FAULT – Flagged if a rail drops below the specified UV fault limit after reaching the POWER_GOOD_ON setting

VOUT_OV_WARN – Flagged if a rail exceeds the specified OV warning limit at any time during startup or operation

VOUT_OV_FAULT – Flagged if a rail exceeds the specified OV fault limit at any time during startup or operation

MAX_TOFF_WARN – Flagged if a rail that is commanded to shut down does not reach 12.5% of the nominal rail voltage within the configured time

Faults are more serious than warnings. The PMBALERT# pin is always asserted immediately if a warning or fault occurs. If a warning occurs, the following takes place:

Warning Actions

- Immediately assert the PMBALERT# pin
- Status bit is flagged
- Assert a GPIO pin (optional)
- Warnings are not logged to flash

A number of fault response options can be chosen from:

Fault Responses

- Continue Without Interruption: Flag the fault and take no action
- Shut Down Immediately: Shut down the faulted rail immediately and restart according to the rail configuration



— Shut Down using TOFF_DELAY: If a fault occurs on a rail, exhaust whatever retries are configured. If the rail does not come back, schedule the shutdown of this rail and all fault-shutdown slaves. All selected rails, including the faulty rail, are sequenced off according to their sequence-off dependencies and T_OFF_DELAY times. If Do Not Restart is selected, then sequence off all selected rails when the fault is detected.

Restart

- Do Not Restart: Do not attempt to restart a faulted rail after it has been shut down.
- Restart Up To N Times: Attempt to restart a faulted rail up to 14 times after it has been shut down. The time between restarts is measured between when the rail enable pin is deasserted (after any glitch filtering and turn-off delay times, if configured to observe them) and then reasserted. It can be set between 0 and 1275 ms in 5-ms increments.
- Restart Continuously: Same as Restart Up To N Times except that the device continues to restart until the fault goes away, it is commanded off by the specified combination of PMBus OPERATION command and PMBUS_CNTRL pin status, the device is reset, or power is removed from the device.
- Shut Down Rails and Sequence On (Re-sequence): Shut down selected rails immediately or after continue-operation time is reached and then sequence-on those rails using sequence-on dependencies and T_ON_DELAY times.

SHUT DOWN ALL RAILS AND SEQUENCE ON (RESEQUENCE)

In response to a fault, or a RESEQUENCE command, the UCD90120A can be configured to turn off a set of rails and then sequence them back on. To sequence all rails in the system, then all rails must be selected as fault-shutdown slaves of the faulted rail. The rails designated as fault-shutdown slaves will do soft shutdowns regardless of whether the faulted rail is set to stop immediately or stop with delay. Shut-down-all-rails and sequence-on are not performed until retries are exhausted for a given fault.

While waiting for the rails to turn off, an error is reported if any of the rails reaches its TOFF_MAX_WARN_LIMIT. There is a configurable option to continue with the resequencing operation if this occurs. After the faulted rail and fault-shutdown slaves sequence-off, the UCD90120A waits for a programmable delay time between 0 and 1275 ms in increments of 5 ms and then sequences-on the faulted rail and fault-shutdown slaves according to the start-up sequence configuration. This is repeated until the faulted rail and fault-shutdown slaves successfully achieve regulation or for a user-selected 1, 2, 3, or 4 times. If the resequence operation is successful, the resequence counter is reset if all of the rails that were resequenced maintain normal operation for one second.

Once shut-down-all-rails and sequence-on begin, any faults on the fault-shutdown slave rails are ignored. If there are two or more simultaneous faults with different fault-shutdown slaves, the more conservative action is taken. For example, if a set of rails is already on its second resequence and the device is configured to resequence three times, and another set of rails enters the resequence state, that second set of rails is only resequenced once. Another example – if one set of rails is waiting for all of its rails to shut down so that it can resequence, and another set of rails enters the resequence state, the device now waits for all rails from both sets to shut down before resequencing.

GPIOs

The UCD90120A has 22 GPIO pins that can function as either inputs or outputs. Each GPIO has configurable output mode options including open-drain or push-pull outputs that can be actively driven to 3.3 V or ground. There are an additional four pins that can be used as either inputs or PWM outputs but not as GPOs. Table 4 lists possible uses for the GPIO pins and the maximum number of each type for each use. GPIO pins can be dependents in sequencing and alarm processing. They can also be used for system-level functions such as external interrupts, power-goods, resets, or for the cascading of multiple devices. GPOs can be sequenced up or down by configuring a rail without a MON pin but with a GPIO set as an enable.

FXAS

NSTRUMENTS

SLVSAN9-APRIL 2011

PIN NAME PIN RAIL EN GPO PWM OUT MARGIN PWM GPI (12 MAX) (8 MAX) (12 MAX) (12 MAX) (10 MAX) FPWM1/GPIO5 17 Х Х Х Х Х FPWM2/GPIO6 Х Х Х Х 18 Х FPWM3/GPIO7 19 Х Х Х Х Х FPWM4/GPIO8 Х Х Х Х Х 20 FPWM5/GPIO9 21 Х Х Х Х Х FPWM6/GPIO10 22 Х Х Х Х Х FPWM7/GPIO11 Х Х Х Х Х 23 FPWM8/GPIO12 24 Х Х Х Х Х GPI1/PWM1 31 Х Х GPI2/PWM2 32 Х Х GPI3/PWM3 42 Х Х Х GPI4/PWM4 41 Х Х Х GPIO1 11 Х Х Х GPIO2 12 Х Х Х GPIO3 х Х Х 13 GPIO4 Х Х 14 Х GPIO13 Х Х Х 25 GPIO14 29 Х Х Х GPIO15 30 Х Х Х GPIO16 Х Х 33 Х GPIO17 34 Х Х Х GPIO18 35 Х Х Х TCK/GPIO19 36 Х Х Х TDO/GPIO20 37 Х Х Х TDI/GPIO21 38 Х Х Х TMS/GPIO22 39 Х Х Х

Table 4. GPIO Pin Configuration Options

GPO Control


The GPIOs when configured as outputs can be controlled by PMBus commands or through logic defined in internal Boolean function blocks. Controlling GPOs by PMBus commands (GPIO_SELECT and GPIO_CONFIG) can be used to have control over LEDs, enable switches, etc. with the use of an I2C interface. See the UCD90xxx Sequencer and System Health Controller PMBus Command Reference for details on controlling a GPO using PMBus commands.

SLVSAN9-APRIL 2011



GPO Dependencies

GPIOs can be configured as outputs that are based on Boolean combinations of up to two ANDs all ORed together (Figure 13). Inputs to the logic blocks can include the first 8 defined GPOs, GPIs and rail-status flags. One rail status type is selectable as an input for each AND gate in a Boolean block. For a selected rail status, the status flags of all active rails can be included as inputs to the AND gate. *_LATCH* rail-status types stay asserted until cleared by a MFR PMBus command or by a specially configured GPI pin. The different rail-status types are shown in Table 5. See the UCD90xxx Sequencer and System Health Controller PMBus Command Reference for complete definitions of rail-status types. The GPO response can be configured to have a delayed assertion or deassertion.





ND Path #1			Configure		
inputs	Pin 31				A +B
OWER_GOOD		Rail #3		<u>change gate</u>	
	Rail #2	Rail #4			
ND Path #2			Configure	Logic GPO #1 (Pin 29	9)
o GPIs, rails, or f onfigure link to e	ans have b dit.	een added to this AND	path. Click the	Enable State Mach	ine Mode
				Delay Time: 0.	0 🕀 msec
				Delay when Assert	
				Delay when De-as	-
				Ignore Inputs duri	ng delay
				Polarity:	Output Mode:
				 Active Low 	Actively Driver
				 Active High 	🔘 Open-Drain

Figure 14. Fusion Boolean Logic Builder



Tuble 6. Null Olarus Types for Boolean Logio						
Rail-Status Types						
POWER_GOOD	IOUT_UC_FAULT	TOFF_MAX_WARN_LATCH				
MARGIN_EN	TEMP_OT_FAULT	SEQ_ON_TIMEOUT_LATCH				
MRG_LOW_nHIGH	TEMP_OT_WARN	SEQ_OFF_TIMEOUT_LATCH				
VOUT_OV_FAULT	SEQ_ON_TIMEOUT	SYSTEM_WATCHDOG_TIMEOUT_LATCH				
VOUT_OV_WARN	SEQ_OFF_TIMEOUT	IOUT_OC_FAULT_LATCH				
VOUT_UV_WARN	SYSTEM_WATCHDOG_TIMEOUT	IOUT_OC_WARN_LATCH				
VOUT_UV_FAULT	VOUT_OV_FAULT_LATCH	IOUT_UC_FAULT_LATCH				
TON_MAX_FAULT	VOUT_OV_WARN_LATCH	TEMP_OT_FAULT_LATCH				
TOFF_MAX_WARN	VOUT_UV_WARN_LATCH	TEMP_OT_WARN_LATCH				
IOUT_OC_FAULT	VOUT_UV_FAULT_LATCH	SEQ_TIMEOUT_LATCH				
IOUT_OC_WARN	TON_MAX_FAULT_LATCH					

Table 5. Rail-Status Types for Boolean Logic

GPO Delays

The GPOs can be configured so that they manifest a change in logic with a delay on assertion, deassertion, both or none. GPO behavior using delays will have different effects depending if the logic change occurs at a faster rate than the delay. On a normal delay configuration, if the logic for a GPO changes to a state and reverts back to previous state within the time of a delay then the GPO will not manifest the change of state on the pin. In Figure 15 the GPO is set so that it follows the GPI with a 3ms delay at assertion and also at de-assertion. When the GPI first changes to high logic state, the state is maintained for a time longer than the delay allowing the GPO to follow with appropriate logic state. The same goes for when the GPI returns to its previous low logic state. The second time that the GPI changes to a high logic state it returns to low logic state before the delay time expires. In this case the GPO does not change state. A delay configured in this manner serves as a glitch filter for the GPO.





Figure 15. GPO Behavior When Not Ignoring Inputs During Delay

The *Ignore Input During Delay* bit allows to output a change in GPO even if it occurs for a time shorter than the delay. This configuration setting has the GPO ignore any activity from the triggering event until the delay expires. Figure 16 represents the two cases for when ignoring the inputs during a delay. In the case in which the logic changes occur with more time than the delay, the GPO signal looks the same as if the input was not ignored. Then on a GPI pulse shorter than the delay the GPO still changes state. Any pulse that occurs on the GPO when having the *Ignore Input During Delay* bit set will have a width of at least the time delay.





State Machine Mode Enable

When this bit within the GPO_CONFIG command is set, only one of the AND path will be used at a given time. When the GPO logic result is currently TRUE, AND path 0 will be used until the result becomes FALSE. When the GPO logic result is currently FALSE, AND path 1 will be used until the result becomes TRUE. This provides a very simple state machine and allows for more complex logical combinations.

GPI Special Functions

There are five special input functions for which GPIs can be used. There can be no more than one pin assigned to each of these functions.

- Sequencing Timeout Source If SEQ_TIMEOUT is non-zero on any rail, a fault will occur if this GPI pin does not go active within SEQ_TIMEOUT time after the rail reaches its power good state.
- Latched Statuses Clear Source When a GPO uses a latched status type (_LATCH), you can configure a GPI that will clear the latched status.
- Input Source for Margin Enable When this pin is asserted, all rails with margining enabled will be put in a margined state (low or high).
- Input Source for Margin Low/Not-High When this pin is asserted all margined rails will be set to Margin Low as long as the Margin Enable is asserted. When this pin is de-asserted the rails will be set to Margin High.

The polarity of GPI pins can be configured to be either Active Low or Active High. The first 3 GPIs that are defined regardless of their main purpose will be used for the PIN_SELECTED_RAIL_STATES command.

Power-Supply Enables

Each GPIO can be configured as a rail-enable pin with either active-low or active-high polarity. Output mode options include open-drain or push-pull outputs that can be actively driven to 3.3 V or ground. During reset, the GPIO pins are high-impedance except for FPWM/GPIO pins 17–24, which are driven low. External pulldown or pullup resistors can be tied to the enable pins to hold the power supplies off during reset. The UCD90120A can support a maximum of 12 enable pins.

NOTE

GPIO pins that have FPWM capability (pins 17-24) should only be used as power-supply enable signals if the signal is active high.

Cascading Multiple Devices

A GPIO pin can be used to coordinate multiple controllers by using it as a power good-output from one device and connecting it to the PMBUS_CNTRL input pin of another. This imposes a master/slave relationship among multiple devices. During startup, the slave controllers initiate their start sequences after the master has completed its start sequence and all rails have reached regulation voltages. During shutdown, as soon as the master starts to sequence-off, it sends the shut-down signal to its slaves.



A shutdown on one or more of the master rails can initiate shutdowns of the slave devices. The master shutdowns can be initiated intentionally or by a fault condition. This method works to coordinate multiple controllers, but it does not enforce interdependency between rails within a single controller.

The PMBus specification implies that the power-good signal is active when ALL the rails in a controller are regulating at their programmed voltage. The UCD90120A allows GPIOs to be configured to respond to a desired subset of power-good signals.

PWM Outputs

FPWM1-8

Pins 17-24 can be configured as fast pulse-width modulators (FPWMs). The frequency range is 15.260 kHz to 125 MHz. FPWMs can be configured as closed-loop margining outputs, fan controllers or general-purpose PWMs.

Any FPWM pin not used as a PWM output can be configured as a GPIO. One FPWM in a pair can be used as a PWM output and the other pin can be used as a GPO. The FPWM pins are actively driven low from reset when used as GPOs.

The frequency settings for the FPWMs apply to pairs of pins:

- FPWM1 and FPWM2 same frequency
- FPWM3 and FPWM4 same frequency
- FPWM5 and FPWM6 same frequency
- FPWM7 and FPWM8 same frequency

If an FPWM pin from a pair is not used while its companion is set up to function as a PWM, it is recommended to configure the unused FPWM pin as an active-low open-drain GPO so that it does not disturb the rest of the system. By setting an FPWM, it automatically enables the other FPWM within the pair if it was not configured for any other functionality.

The frequency for the FPWM is derived by dividing down a 250MHz clock. To determine the actual frequency to which an FPWM can be set, must divide 250MHz by any integer between 2 and (2¹⁴-1).

The FPWM duty cycle resolution is dependent on the frequency set for a given FPWM. Once the frequency is known the duty cycle resolution can be calculated as Equation 1.

Change per Step (%)_{FPWM} = frequency
$$\div$$
 (250 × 10⁶ × 16) × 100

Take for an example determining the actual frequency and the duty cycle resolution for a 75MHz target frequency.

- Divide 250MHz by 75MHz to obtain 3.33.
- 2. Round off 3.33 to obtain an integer of 3.
- 3. Divide 250MHz by 3 to obtain actual closest frequency of 83.333MHz.
- 4. Use Equation 1 to determine duty cycle resolution to obtain 2.0833% duty cycle resolution.

PWM1-4

Pins 31, 32, 41, and 42 can be used as GPIs or PWM outputs.

If configured as PWM outputs, then limitations apply:


- PWM1 has a fixed frequency of 10 kHz
- PWM2 has a fixed frequency of 1 kHz
- PWM3 and PWM4 frequencies can be 0.93 Hz to 7.8125 MHz.

The frequency for PWM3 and PWM4 is derived by dividing down a 15.625MHz clock. To determine the actual frequency to which these PWMs can be set, must divide 15.625MHz by any integer between 2 and (2²⁴-1). The duty cycle resolution will be dependent on the set frequency for PWM3 and PWM4.

The PWM3 or PWM4 duty cycle resolution is dependent on the frequency set for the given PWM. Once the frequency is known the duty cycle resolution can be calculated as Equation 2 Change per Step (%)_{PWM3/4} = frequency \div 15.625 \times 10⁶ \times 100

(1)

UCD90120A SLVSAN9 – APRIL 2011



- 2. Round off 15.625 to obtain an integer of 16.
- 3. Divide 15.625MHz by 16 to obtain actual closest frequency of 976.563kHz.
- 4. Use Equation 2 to determine duty cycle resolution to obtain 6.25% duty cycle resolution.

All frequencies below 238Hz will have a duty cycle resolution of 0.0015%.

Programmable Multiphase PWMs

The FPWMs can be aligned with reference to their phase. The phase for each FPWM is configurable from 0° to 360°. This provides flexibility in PWM-based applications such as power-supply controller, digital clock generation, and others. See an example of four FPWMs programmed to have phases at 0°, 90°, 180° and 270° (Figure 17).




Figure 17. Multiphase PWMs

MARGINING

Margining is used in product validation testing to verify that the complete system works properly over all conditions, including minimum and maximum power-supply voltages, load range, ambient temperature range, and other relevant parameter variations. Margining can be controlled over PMBus using the OPERATION command or by configuring two GPIO pins as margin-EN and margin-UP/DOWN inputs. The MARGIN_CONFIG command in the UCD90xxx Sequencer and System Health Controller PMBus Command Reference describes different available margining options, including ignoring faults while margining and using closed-loop margining to trim the power-supply output voltage one time at power up.

Open-Loop Margining

Open-loop margining is done by connecting a power-supply feedback node to ground through one resistor and to the margined power supply output (V_{OUT}) through another resistor. The power-supply regulation loop responds to the change in feedback node voltage by increasing or decreasing the power-supply output voltage to return the feedback voltage to the original value. The voltage change is determined by the fixed resistor values and the voltage at V_{OUT} and ground. Two GPIO pins must be configured as open-drain outputs for connecting resistors from the feedback node of each power supply to V_{OUT} or ground.






Figure 18. Open-Loop Margining

Closed-Loop Margining

ENABLE FIXED DUTY CYCLE

Closed-loop margining uses a PWM or FPWM output for each power supply that is being margined. An external RC network converts the FPWM pulse train into a DC margining voltage. The margining voltage is connected to the appropriate power-supply feedback node through a resistor. The power-supply output voltage is monitored, and the margining voltage is controlled by adjusting the PWM duty cycle until the power-supply output voltage reaches the margin-low and margin-high voltages set by the user. The voltage setting resolutions will be the same that applies to the voltage measurement resolution (Table 3). The closed loop margining can operate in several modes (Table 6). Given that this closed-loop system has feed back through the ADC, the closed-loop margining accuracy will be dominated by the ADC measurement. The relationship between duty cycle and margined voltage is configurable so that voltage increases when duty cylce increases or decreases. For more details on configuring the UCD90120A for margining, see the *Voltage Margining Using the UCD9012x* application note (SLVA375).

Table 0. closed Loop Margining modes				
Mode	Description			
DISABLE	Margining is disabled.			
ENABLE_TRI_STATE	When not margining, the PWM pin is set to high impedance state.			
ENABLE_ACTIVE_TRIM	When not margining, the PWM duty-cycle is continuously adjusted to keep the voltage at			

VOUT_COMMAND

Table 6. Closed Loop Margining Modes

When not margining, the PWM duty-cycle is set to a fixed duty-cycle.




Figure 19. Closed-Loop Margining

TEXAS INSTRUMENTS

SYSTEM RESET SIGNAL

The UCD90120A can generate a programmable system-reset pulse as part of sequence-on. The pulse is created by programming a GPIO to remain deasserted until the voltage of a particular rail or combination of rails reach their respective POWER_GOOD_ON levels plus a programmable delay time. The system-reset delay duration can be programmed as shown in Table 7. See an example of two SYSTEM RESET signals Figure 20. The first SYSTEM RESET signal is configured so that it de-asserts on Power Good On and it asserts on Power Good Off after a given common delay time. The second SYSTEM RESET signal is configured so that it sends a pulse after a delay time once Power Good On is achieved. The pulse width can be configured between 0.001s to 32.256s. See the UCD90xxx Sequencer and System Health Controller PMBus Command Reference for pulse width configuration details.




Figure 20. System Reset with and without Pulse Setting

The system reset can react to watchdog timing. In Figure 21 The first delay on SYSTEM RESET is for the initial reset release that would get a CPU running once all necessary voltage rails are in regulation. The watchdog is configured with a Start Time and a Reset Time. If these times expire without the WDI clearing them then it is expected that the CPU providing the watchdog signal is not operating. The SYSTEM RESET is toggled either using a Delay or GPI Tracking Release Delay to see if the CPU recovers.




Figure 21. System Reset with Watchdog

•	
Delay	
0 ms	
1 ms	
2 ms	
4 ms	
8 ms	
16 ms	
32 ms	

Table 7. System-Reset Delay



Table 7. System-Reset Delay (continued)					
Delay					
64 ms					
128 ms					
256 ms					
512 ms					
1.02 s					
2.05 s					
4.10 s					
8.19 s					
16.38 s					
32.8 s					

WATCH DOG TIMER

A GPI and GPO can be configured as a watchdog timer (WDT). The WDT can be independent of power-supply sequencing or tied to a GPIO functioning as a watchdog output (WDO) that is configured to provide a system-reset signal. The WDT can be reset by toggling a watchdog input (WDI) pin or by writing to SYSTEM_WATCHDOG_RESET over I²C. The WDI and WDO pins are optional when using the watchdog timer. The WDI can be replaced by SYSTEM_WATCHDOG_RESET command and the WDO can be manifested through the Boolean Logic defined GPOs or through the System Reset function.

The WDT can be active immediately at power up or set to wait while the system initializes. Table 8 lists the programmable wait times before the initial timeout sequence begins.

WDT INITIAL WAIT TIME
0 ms
100 ms
200 ms
400 ms
800 ms
1.6 s
3.2 s
6.4 s
12.8 s
25.6 s
51.2 s
102 s
205 s
410 s
819 s
1638 s

Table 8. WDT Initial Wait Time

The watchdog timeout is programmable from 0.001s to 32.256s. See the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* for details on configuring the watchdog timeout. If the WDT times out, the UCD90120A can assert a GPIO pin configured as WDO that is separate from a GPIO defined as system-reset pin, or it can generate a system-reset pulse. After a timeout, the WDT is restarted by toggling the WDI pin or by writing to SYSTEM_WATCHDOG_RESET over I²C.




Figure 22. Timing of GPIOs Configured for Watchdog Timer Operation

DATA AND ERROR LOGGING TO FLASH MEMORY

The UCD90120A can log faults and the number of device resets to flash memory. Peak voltage measurements are also stored for each rail. To reduce stress on the flash memory, a 30-second timer is started if a measured value exceeds the previously logged value. Only the highest value from the 30-second interval is written from RAM to flash.

Multiple faults can be stored in flash memory and can be accessed over PMBus to help debug power-supply bugs or failures. Each logged fault includes:

- Rail number
- Fault type
- Fault time since previous device reset
- Last measured rail voltage

The total number of device resets is also stored to flash memory. The value can be reset using PMBus.

With the brownout function enabled, the run-time clock value, peak monitor values, and faults are only logged to flash when a power-down is detected. The device run-time clock value is stored across resets or power cycles unless the brownout function is disabled, in which case the run-time clock is returned to zero after each reset.

It is also possible to update and calibrate the UCD90120A internal run-time clock via a PMBus host. For example, a host processor with a real-time clock could periodically update the UCD90120A run-time clock to a value that corresponds to the actual date and time. The host must translate the UCD90120A timer value back into the appropriate units, based on the usage scenario chosen. See the REAL_TIME_CLOCK command in the UCD90xxx Sequencer and System Health Controller PMBus Command Reference for more details.

BROWNOUT FUNCTION

The UCD90120A can be enabled to turn off all nonvolatile logging until a brownout event is detected. A brownout event occurs if V_{CC} drops below 2.9 V. In order to enable this feature, the user must provide enough local capacitance to deliver up to 80 mA (consider additional load based on GPOs sourcing external circuits such as LEDs) on for 5 ms while maintaining a minimum of 2.6 V at the device. If using the brownout circuit (Figure 23), then a schottky diode should be placed so that it blocks the other circuits that are also powered from the 3.3V supply.

With this feature enabled, the UCD90120A saves faults, peaks, and other log data to SRAM during normal operation of the device. Once a brownout event is detected, all data is copied from SRAM to Flash. Use of this feature allows the UCD90120A to keep track of a single run-time clock that spans device resets or system power down (rather than resetting the run time clock after device reset). It can also improve the UCD90120A internal response time to events, because Flash writes are disabled during normal system operation. This is an optional feature and can be enabled using the MISC_CONFIG command. For more details, see the UCD90xxx Sequencer and System Health Controller PMBus Command Reference.






Figure 23. Brownout Circuit

PMBUS ADDRESS SELECTION

Two pins are allocated to decode the PMBus address. At power up, the device applies a bias current to each address-detect pin, and the voltage on that pin is captured by the internal 12-bit ADC. The PMBus address is calculated as follows.

PMBus Address = $12 \times bin(V_{AD01}) + bin(V_{AD00})$

Where $bin(V_{AD0x})$ is the address bin for one of eight addresses as shown in Table 9. The address bins are defined by the MIN and MAX VOLTAGE RANGE (V). Each bin is a constant ratio of 1.25 from the previous bin. This method maintains the width of each bin relative to the tolerance of standard 1% resistors.

ADDRESS BIN	RPMBus PMBus RESISTANCE (kΩ)
open	—
11	200
10	154
9	118
8	90.9
7	69.8
6	53.6
5	41.2
4	31.6
short	_

Table 9. PMBus Address Bins

A low impedance (short) on either address pin that produces a voltage below the minimum voltage causes the PMBus address to default to address 126 (0x7E). A high impedance (open) on either address pin that produces a voltage above the maximum voltage also causes the PMBus address to default to address 126 (0x7E).

Address 0 is not used because it is the PMBus general-call address. Addresses 11 and 127 can not be used by this device or any other device that shares the PMBus with it, because those are reserved for manufacturing programming and test. It is recommended that address 126 not be used for any devices on the PMBus, because this is the address that the UCD90120A defaults to if the address lines are shorted to ground or left open. Table 10 summarizes which PMBus addresses can be used. Other SMBus/PMBus addresses have been assigned for specific devices. For a system with other types of devices connected to the same PMBus, see the SMBus device address assignments table in Appendix C of the latest version of the System Management Bus (SMBus) specification. The SMBus specification can be downloaded at http://smbus.org/specs/smbus20.pdf.

Table 10. PMBus Address Assignment Rules					
STATUS	Reason				
Prohibited	SMBus generaladdress call				
Available					
Avoid	Causes conflicts with other devices during program flash updates.				
Prohibited	PMBus alert response protocol				
Available					
For JTAG Use	Default value; may cause conflicts with other devices.				
Prohibited	Used by TI manufacturing for device tests.				
	STATUS Prohibited Available Avoid Prohibited Available For JTAG Use				






Figure 24. PMBus Address-Detection Method

CAUTION

Leaving the address in default state as 126 (0x7E) will enable the JTAG and not allow using the JTAG compatible pins (36-39) as GPIOs.

DEVICE RESET

The UCD90120A has an integrated power-on reset (POR) circuit which monitors the supply voltage. At power up, the POR detects the V_{33D} rise. When V_{33D} is greater than V_{RESET} , the device comes out of reset.

The device can be forced into the reset state by an external circuit connected to the RESET pin. A logic-low voltage on this pin for longer than t_{RESET} holds the device in reset. It comes out of reset within 1 ms after RESET is released and can return to a logic-high level. To avoid an erroneous trigger caused by noise, connect RESET to a 10kohm pullup resistor (from RESET to 3.3 V) and a 1000pF capacitor (from RESET to AVSS).

Any time the device comes out of reset, it begins an initialization routine that lasts about 20 ms. During the initialization routine, the FPWM pins are held low, and all other GPIO and GPI pins are open-circuit. At the end of initialization, the device begins normal operation as defined by the device configuration.

DEVICE CONFIGURATION AND PROGRAMMING

From the factory, the device contains the sequencing and monitoring firmware. It is also configured so that all GPOs are high-impedance (except for FPWM/GPIO pins 17-24, which are driven low), with no sequencing or fault-response operation. See Configuration Programming of UCD Devices, available from the Documentation & Help Center that can be selected from the Fusion GUI Help menu, for full UCD90120A configuration details.

After the user has designed a configuration file using Fusion GUI, there are three general device-configuration programming options:

1. Devices can be programmed in-circuit by a host microcontroller using PMBus commands over I²C (see the System Seauencer Health Controller **PMBus** Command UCD90xxx and Reference). Each parameter write replaces the data in the associated memory (RAM) location. After all the required configuration data has been sent to the device, it is transferred to the associated nonvolatile memory (data flash) by issuing a special command, STORE DEFAULT ALL. This method is how the Fusion GUI normally reads and writes a device configuration.



2. The *Fusion GUI* (Figure 25) can create a PMBus or I²C command script file that can be used by the I²C master to configure the device.

🖗 Device Expor	t - UCD901	20A @ Address 101							_ 🗆 🔀
Export Multiple f	Formats	Text File	Project F	ile	Data Flash F	ile	Program +	Data Flash File	
Data Flash SVF/	JTAG	Program + Data Flash S	/F/JTAG	PMBus Script	Data	Flash Script	Firmw	are Upgrade Script	:
	a script detail riteByte, Wri e	ing the writes necessary to v teWord, and WriteBlock) or 1 e device configuration in terr e device configuration in terr	32C WriteBlock. T ms of Write Byte,	his can be easily , Write Word, an	translated to (dard SMBus	
 I2C (Write the device configuration in terms of I2C Write Block) PEC File Format CSV Tab Separated AABB AA-BB Proceed with # (Shell style) Proceed with # (Shell style) Separated Separated Use current device address Use alternative address Use alternative address Initiand detimal Wiscellaneous Miscellaneous Mad block length byte to read block and write block commands in SMBus mode Earlier versions of the GUI did not add block length to block reads/writes, and your parser would have to compute them. If you want to continue using the old behavior, uncheck this box. 									
— Output Desti	nation								
Output Folder:	C:\Userdata'	\Devices\Sequencers\						Select Bro	wse
Filename:	{PN}-{PKG}	{DV} Address {DA} {EF}.{E>	T}				Reset to Defa	ault <u>Filename To</u>	ken Help
Preview: l	JCD90120A-	64 2.3.2.0 Address 101 SMB	us PMBus Config	Script.csv					
Log 17:25:54.228: 9	5topped back	ground polling							
Copy Log	Clear Log	Preview F	PMBus Config Scr	ipt Exp	ort PMBus Con	fig Script			Close

Figure 25. Fusion GUI PMBus Configuration Script Export Tool

3. Another in-circuit programming option is for the *Fusion GUI* to create a data flash image from the configuration file (Figure 26). The configuration files can be exported in Intel Hex, Serial Vector Format (SVF) and S-record. The image file can be downloaded into the device using I²C or JTAG. The *Fusion GUI* tools can be used on-board if the *Fusion GUI* can gain ownership of the target board I²C bus.

UCD90120A

SLVSAN9-APRIL 2011

www.ti.com

👆 Device Expo	rt - UCD90120A @ A	ddress 101						_ 🗆 🛛
Data Flash SVF,	/JTAG Progr	am + Data Flash SVF/JT4	AG	PMBus Script		Data Flash Script	Firmware L	Jpgrade Script
Export Multiple	Formats	Text File	Project Fi	le	Data Fl	ash File	Program + Data	Flash File
		with a single click. All for or tabs above to review o						:d
Text File					Flash Write			
Tab or com readings.	ma separated list of PN	1Bus parameter settings	and/or	devio	e's current	hat must be performe configuration via dat it clones the device's	ta flash. Similar to ti	he
Project File	•					Flash Hex File		
XML file de: Project."	scribing configuration. (Senerally equivalent to ":	Save as			write program flash a dedicated EEPROM pi		usion
Data Flash	Hex File			Progr	am + Data	Flash SVE / JTAG File	<u>e</u>	
	ed to write entire config ated EEPROM program	juration via the Fusion to mers.	ools and			rmat (SVF) file used t ata flash to a device		sh
Data Flash	SVF / JTAG File			Eirmw	are Upgra	de Script		
	or Format (SVF) file use on (data flash) via JTA(d to program a device's 5.				hat must be performe firmware on the dev		ller
Defines wri configuration microcontro	on through PMBus (com	rmed to write the device mand-by-command). Us ant to develop a full or p.	eful for hos	t				
– Output Desti	ination							
Output Folder:	C:\Userdata\Devices\	5equencers\					Selec	ct Browse
Filename:	{PN}-{PKG} {DV} Add	ess {DA} {EF}.{EXT}					Reset to Default	<u>Filename Token Help</u>
Preview:	UCD90120A-64 2.3.2.() Address 101 SMBus PM	Bus Config	Script.csv				
_ Log								
17:25:54.228:	Stopped background p	olling						^
								\sim
Copy Log	Clear Log		Export	All Checked Fo	rmats			Close

Figure 26. Fusion GUI Device Configuration Export Tool

Devices can be programmed off-board using the *Fusion GUI* tools or a dedicated device programmer. For small runs, a ZIF socketed board with an I²C header can be used with the standard *Fusion GUI* or manufacturing GUI. The *Fusion GUI* can also create a data flash file that can then be loaded into the UCD90120A using a dedicated device programmer.

To configure the device over I²C or PMBus, the UCD90120A must be powered. The PMBus clock and data pins must be accessible and must be pulled high to the same V_{DD} supply that powers the device, with pullup resistors between 1 k Ω and 2 k Ω . Care should be taken to not introduce additional bus capacitance (<100 pF). The user configuration can be written to data flash using a gang programmer via JTAG or I²C before the device is installed in circuit. To use I²C, the clock and data lines must be multiplexed or the device addresses must be assigned by socket. The *Fusion GUI* tools can be used for socket addressing. Pre-programming can also be done using a single device test fixture.



SLVSAN9-APRIL 2011

	Data Flash via JTAG	Data Flash via I ² C	PMBus Commands via I ² C							
Off-Board Configuration	Data Flash Export (.svf type file)	Data Flash Export (.srec or hex type file)	Project file I ² C/PMBus script							
On-Board Connguration	Dedicated programmer	Fusion tools (with exclusive bus access via USB to I ² C adapter)	Fusion tools (with exclusive bus access via USB to I ² C adapter)							
On-Board Configuration	Data flash export	Fusion tools (with exclusive bus	Fusion tools (with exclusive bus							
	IC	access via USB to I ² C adapter)	access via USB to I ² C adapter)							

Table 11. Configuration Options

The advantages of off-board configuration include:

- Does not require access to device I²C bus on board.
- Once soldered on board, full board power is available without further configuration.
- · Can be partially reconfigured once the device is mounted.

Full Configuration Update while in Normal Mode

Although performing a full configuration of the UCD90120A in a controlled test setup is recommended, there may be times in which it is required to update the configuration while the device is in an operating system. Updating the full configuration based on methods listed in DEVICE CONFIGURATION AND PROGRAMMING section while the device is in an operating system can be challenging because these methods do not permit the UCD90120A to operate as required by application during the programming. During described methods the GPIOs may not be in the desired states which can disable rails that provide power to the UCD90120A. To overcome this, the UCD90120A has the capability to allow full configuration update while still operating in normal mode.

Updating the full configuration while in normal mode will consist of disabling data flash write protection, erasing the data flash, writing the data flash image and reset the device. It is not required to reset the device immediately but make note that the UCD90120A will continue to operate based on previous configuration with fault logging disabled until reset. See *Configuration Programming of UCD Devices*, available from the *Documentation* & *Help Center* that can be selected from the *Fusion GUI* Help menu, for details.

JTAG INTERFACE

The JTAG port can be used for production programming. Four of the six JTAG pins can also be used as GPIOs during normal operation. See the *Pin Functions* table at the beginning of the document and Table 4 for a list of the JTAG signals and which can be used as GPIOs. The JTAG port is compatible with the IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port and Boundary Scan Architecture specification. Boundary scan is not supported on this device.

The JTAG interface can provide an alternate interface for programming the device. It is disabled by default in order to enable the GPIO pins with which it is multiplexed. There are two conditions under which the JTAG interface is enabled:

- 1. On power-up if the data flash is blank, allowing JTAG to be used for writing the configuration parameters to a programmed device with no PMBus interaction
- 2. When address 126 (0x7E) is detected at power up. A short to ground or an open condition on either address pin will cause an address 126 (0x7E) to be generated which enables JTAG mode.

The Fusion GUI can create SVF files (See DEVICE CONFIGURATION AND PROGRAMMING section) based on a given data flash configuration which can be used to program the desired configuration by JTAG. For Boundary Scan Description Language (BSDL) file that supports the UCD90120A see the product folder in www.ti.com.

INTERNAL FAULT MANAGEMENT AND MEMORY ERROR CORRECTION (ECC)


The UCD90120A verifies the firmware checksum at each power up. If it does not match, then the device waits for I²C commands but does not execute the firmware. A device configuration checksum verification is also performed at power up. If it does not match, the factory default configuration is loaded. The PMBALERT# pin is asserted and a flag is set in the status register. The error-log checksum validates the contents of the error log to make sure that section of flash is not corrupted.

There is an internal firmware watchdog timer. If it times out, the device resets so that if the firmware program is corrupted, the device goes back to a known state. This is a normal device reset, so all of the GPIO pins are open-drain and the FPWM pins are driven low while the device is in reset. Checks are also done on each parameter that is passed, to make sure it falls within the acceptable range.

Error-correcting code (ECC) is used to improve data integrity and provide high-reliability storage of Data Flash contents. ECC uses dedicated hardware to generate extra check bits for the user data as it is written into the Flash memory. This adds an additional six bits to each 32-bit memory word stored into the Flash array. These extra check bits, along with the hardware ECC algorithm, allow for any single-bit error to be detected and corrected when the Data Flash is read.



APPLICATION INFORMATION



* All voltages higher than 2.5V must be scaled before reaching the MON pins. These pins are illustrated without voltage divider for schematic simplicity only.



NOTE

Figure 27 is a simplified application schematic. Voltage dividers such as the ones placed on VMON1 input have been ommited for simplifying the schematic. All VMONx pins which are configured to measure a voltage that exceeds the 2.5V ADC reference are required to have a voltage divider.

UCD90120A

SLVSAN9-APRIL 2011



Layout Guidelines

The thermal pad provides a thermal and mechanical interface between the device and the printed circuit board (PCB). Connect the exposed thermal pad of the PCB to the device V_{SS} pins and provide at least a 4 × 4 pattern of PCB vias to connect the thermal pad and V_{SS} pins to the circuit ground on other PCB layers.

For supply-voltage decoupling, provide power-supply pin bypass to the device as follows:

- 0.1-μF, X7R ceramic in parallel with 0.01-μF, X7R ceramic at pin 47 (BPCAP)
- 0.1-μF, X7R ceramic in parallel with 4.7-μF, X5R ceramic at pins 44 (V_{33DIO2}) and 45 (V_{33D})
- 0.1-µF, X7R ceramic at pin 7 (V_{33DIO1})
- 0.1-μF, X7R ceramic in parallel with 4.7-μF, X5R ceramic at pin 46 (V_{33A})

Depending on use and application of the various GPIO signals used as digital outputs, some impedance control may be desired to quiet fast signal edges. For example, when using the FPWM pins for fan control or voltage margining, the pin is configured as a digital *clock* signal. Route these signals away from sensitive analog signals. It is also good design practice to provide a series impedance of 20 Ω to 33 Ω at the signal source to slow fast digital edges.

Estimating ADC Reporting Accuracy

The UCD90120A uses a 12-bit ADC and an internal 2.5-V reference (V_{REF}) to convert MON pin inputs into digitally reported voltages. The least significant bit (LSB) value is $V_{LSB} = V_{REF}/2^N$ where N = 12, resulting in a VLSB = 610 μ V. The error in the reported voltage is a function of the ADC linearity errors and any variations in VREF. The total unadjusted error (E_{TUE}) for the UCD90120A ADC is ±5 LSB, and the variation of VREF is ±0.5% between 0°C and 125°C and ±1% between -40°C and 125°C. V_{TUE} is calculated as $V_{LSB} \times E_{TUE}$. The total reported voltage error is the sum of the reference-voltage error and V_{TUE} . At lower monitored voltages, V_{TUE} dominates reported error, wheereas at higher monitored voltages, the tolerance of V_{REF} dominates the reported error. Reported error can be calculated using Equation 3, where REFTOL is the tolerance of V_{REF} , V_{ACT} is the actual voltage being monitored at the MON pin, and V_{REF} is the nominal voltage of the ADC reference.

$$RPT_{ERR} = \left(\frac{1 + REFTOL}{V_{ACT}}\right) \times \left(\frac{V_{REF} \times E_{TUE}}{4096} + V_{ACT}\right) - 1$$
(3)

From Equation 3, for temperatures between 0°C and 125°C, if $V_{ACT} = 0.5$ V, then $RPT_{ERR} = 1.11\%$. If $V_{ACT} = 2.2$ V, then $RPT_{ERR} = 0.64\%$. For the full operating temperature range of -40°C to 125°C, if VACT = 0.5 V, then $RPT_{ERR} = 1.62\%$. If $V_{ACT} = 2.2$ V, then $RPT_{ERR} = 1.62\%$. If $V_{ACT} = 2.2$ V, then $RPT_{ERR} = 1.14\%$.



24-Jan-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
UCD90120ARGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	UCD90120A	Samples
UCD90120ARGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	UCD90120A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCD90120ARGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
UCD90120ARGCT	VQFN	RGC	64	250	180.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
UCD90120ARGCT	VQFN	RGC	64	250	180.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


26-Mar-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCD90120ARGCR	VQFN	RGC	64	2000	367.0	367.0	38.0
UCD90120ARGCT	VQFN	RGC	64	250	210.0	185.0	35.0
UCD90120ARGCT	VQFN	RGC	64	250	210.0	185.0	35.0

MECHANICAL DATA



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.




RGC (S-PVQFN-N64) PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters



RGC (S-PVQFN-N64)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated