Programmable Output Voltage Ultra-Low Power Buck Converter with up to 50mA / 200 mA Output Current

Check for Samples: TPS62736, TPS62737

FEATURES

- Industry's highest efficiency at low output currents: > 90% with I_{OUT} = 15 µA
- Ultra-Low Power Buck Converter
  - Efficiency Optimized for 50 mA Average Output Current (TPS62736)
  - 1.3 V to 5 V Resistor Programmable Output Voltage Range
  - 2 V – 5.5 V Input Operating Range
  - 380 nA Quiescent Current During Active Operation
  - 10 nA Quiescent Current During Ship Mode Operation
  - 2% Voltage Regulation Accuracy
- 100% Duty Cycle (Pass Mode)
- EN1 and EN2 Control
  - Two Power off states:
    - 1) Shipmode (full power off state)
    - 2) Standby mode includes VIN_OK Indication
- Input Power Good Indication (VIN_OK)
  - Push-pull Driver
  - Resistor Programmable Threshold Level
- Product preview of 200mA TPS62737

APPLICATIONS

- Ultra Low Power Applications
- 2-Cell and 3-Cell Alkaline-Powered Applications
- Energy Harvesting
- Solar Charger
- Thermal Electric Generator (TEG) Harvesting
- Wireless Sensor Networks (WSN)
- Low Power Wireless Monitoring
- Environmental Monitoring
- Bridge and Structural Health Monitoring (SHM)
- Smart Building Controls
- Portable and Wearable Health Devices
- Entertainment System Remote Controls





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION

The TPS62736 is a highly integrated ultra low power buck converter solution that is well suited for meeting the special needs of ultra low power applications such as energy harvesting. The TPS62736 provides the system with an externally programmable regulated supply in order to preserve the overall efficiency of the power management stage compared to a linear step down converter. This regulator is intended to step down the voltage from an energy storage element such as a battery or super capacitor in order to supply the rail to low voltage electronics. The regulated output has been optimized to provide high efficiency across low output currents (<10 µA) to high currents (50 mA).

The TPS62736 integrates an optimized hysteretic controller for low power applications. The internal circuitry utilizes a time based sampling system in order to reduce the average quiescent current.

To further assist users in the strict management of their energy budgets, the TPS62736 toggles the input power good indicator to signal an attached microprocessor when the voltage on the input supply has dropped below a pre-set critical level. This signal is intended to trigger the reduction of load currents to prevent the system from entering an under-voltage condition. There are also independent enable signals to allow the system to control whether the converter is regulating the output, only monitoring the input voltage, or shut down in an ultra-low quiescent sleep state.

The input power good threshold and output regulator level are programmed independently via external resistors.

All the capabilities of TPS62736 are packed into a small foot-print 14-lead 3.5mm x 3.5 mm QFN package (RGY).

ORDERING INFORMATION

T_A	PART NO.	OUTPUT VOLTAGE	MAX OUTPUT CURRENT	INPUT UVLO	ORDERING NUMBER (TAPE AND REEL)	PACKAGE MARKING	QUANTITY
–40°C to 85°C	TPS62736(1)	Resistor Programmable	50 mA	2 V	TPS62736RGYR	TPS62736	3000
					TPS62736RGYT		250
–40°C to 85°C	TPS62737(1) (2)	Resistor Programmable	200 mA	2V	TPS62737RGYR	TPS62737	3000
					TPS62737RGYT		250

(1) The RGY package is available in tape on reel. Add R suffix to order quantities of 3000 parts per reel, T suffix for 250 parts per reel.
(2) Product Preview. Electrical characteristics table is based on TPS62736.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			VALUE(2)		UNIT
			MIN	MAX	
	Pin voltage	Input voltage range on IN, EN1, EN2, VRDIV, VIN_OK_SET, VOUT_SET, VIN_OK, OUT, SW,NC	–0.3	5.5	V
	Peak currents	IN, OUT		100	mA
T_J	Temperature range	Operating junction temperature range	–40	125	°C
T_{STG}		Storage temperature range	–65	150	°C
ESD(3)	Human Body Model - (HBM)			1	kV
	Machine Model (MM)			150	V
	Charge Device Model - (CDM)			500	V

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to VSS/ground terminal
(3) ESD testing is performed according to the respective JESD22 JEDEC standard.

THERMAL INFORMATION

THERMAL METRIC(1)		RGY	UNITS
		14-Pins	
θ_{JA}	Junction-to-ambient thermal resistance	33.7	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	37.6	
θ_{JB}	Junction-to-board thermal resistance	10.1	
ψ_{JT}	Junction-to-top characterization parameter	0.4	
ψ_{JB}	Junction-to-board characterization parameter	10.3	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	2.9	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
IN, OUT	IN, OUT voltage range	2		5.5	V
C_{IN}	Input Capacitance	4.7			µF
C_{OUT}	Output Capacitance	10	22		µF
R_1 + R_2 + R_3	Total Resistance for setting reference voltage		13		MΩ
L_{BUCK}	Inductance	4.7	10		µH
T_A	Operating free air ambient temperature	–40		85	°C
T_J	Operating junction temperature	–40		105	°C

ELECTRICAL CHARACTERISTICS

Over recommended ambient temperature range, typical values are at T_A = 25°C. Unless otherwise noted, specifications apply for conditions of V_{IN} = 4.2 V, V_{OUT} = 1.8 V External components, C_{IN} = 4.7 µF, L_{BUCK} = 10 µH, C_{OUT} = 22 µF

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT CURRENTS						
I_Q	Buck enabled state (EN1 = 0, EN2 = 1)	V_{IN} = 2 V, No load on V_{OUT}		380	550	nA
	Buck disabled VIN_OK active state (EN1 = 0, EN2 = 0)	V_{IN} = 2 V, No load on V_{OUT}		340	520	
	Ship mode state (EN1 = 1, EN2 = x)	V_{IN} = 2 V, No load on V_{OUT}		10	65	
OUTPUT						
V_{BIAS}	Output regulation reference		1.205	1.21	1.217	V
V_{OUT}	Output regulation (*Spec does not include the resistor accuracy error*)	I_{OUT} = 10 mA; 1.3 V < V_{OUT} < 3.3 V	–2%	0%	2%	
	Output line regulation	I_{OUT} = 100 µA; V_{IN} = 2.4 V to 5.25 V		0.01		%/V
	Output load regulation	I_{OUT} = 100 µA to 50 mA, V_{IN} = 2.2 V		0.01		%/mA
	Output ripple	V_{IN} = 4.2V, I_{OUT} = 1 mA, C_{OUT} = 22 µF		20		mVpp
	Programmable voltage range for output voltage threshold		1.3		V_{IN}-0.2	V
V_{DO}	Drop-out-voltage when V_{IN} is less than $V_{OUT(SET)}$	V_{IN} = 2.1 V, $V_{OUT(SET)}$ = 2.5 V, I_{OUT} = 10 mA, 100% duty cycle		24	30	mV
$t_{START-STBY}$	Startup time with EN1 low and EN2 transition to high (Standby Mode)	C_{OUT} = 22 µF		400		µs
$t_{START-SHIP}$	Startup time with EN2 high and EN1 transition from high to low (Ship Mode)	C_{OUT} = 22 µF		100		ms

ELECTRICAL CHARACTERISTICS (continued)

Over recommended ambient temperature range, typical values are at T_A = 25°C. Unless otherwise noted, specifications apply for conditions of V_{IN} = 4.2 V, V_{OUT} = 1.8 V External components, C_{IN} = 4.7 µF, L_{BUCK} = 10 µH, C_{OUT} = 22 µF

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SWITCH						
$R_{DS(on)}$	High side switch ON resistance	V_{IN} = 3 V		2.4	3.0	Ω
	Low side switch ON resistance	V_{IN} = 3 V		1.1	1.5	Ω
I_{LIM}	Cycle-by-cycle current limit	2.4 V < V_{IN} < 5.25 V; 1.3 V < V_{OUT} < 3.3 V	68	86	100	mA
f_{SW}	Max switching frequency			2		MHz
INPUT						
$V_{IN-UVLO}$	Input under voltage protection	V_{IN} falling	1.91	1.95	2.0	V
V_{IN-OK}	Input power good programmable voltage range		2.0		5.5	V
$V_{IN-OK-ACC}$	Accuracy of V_{IN-OK} setting	V_{IN-OK} increasing	-2		2	%
$V_{IN-OK-HYS}$	Fixed hysteresis on VIN_OK threshold, OK_HYST	V_{IN} increasing		40		mV
V_{IN_OK-OH}	V_{IN-OK} output high threshold voltage	Load = 10 µA	V_{IN} - 0.2V			V
V_{IN_OK-OL}	V_{IN-OK} output low threshold voltage	Load = 10 µA			0.1	V
EN1 and EN2						
V_{IH}	Voltage for EN High setting. Relative to V_{IN}	V_{IN} = 4.2V	V_{IN}- 0.2			V
V_{IL}	Voltage for EN Low setting.	V_{IN} = 4.2V			0.2	V

PIN ASSIGNMENTS

RGY PACKAGE
(TOP VIEW)



PIN DESCRIPTION

PIN			
NO.	NAME	I/O Type	Description
1	IN	Input	Input supply to the buck regulator
2	NC	Input	Connect to VSS
3	NC	Input	Connect to VSS
4	NC	Input	Connect to VSS
5	EN1	Input	Digital input for chip enable, standby, and ship-mode. EN1 = 1 sets ship mode independent of EN2. EN1=0, EN2 = 0 disables the buck converter and sets standby mode. EN1=0, EN2=1 enables the buck converter. Do not leave either pin floating.
6	EN2	Input	
7	VRDIV	Output	Resistor divider biasing voltage
8	VIN_OK_SET	Input	Resistor divider input for VIN_OK threshold. Pull to VIN to disable. Do not leave pin floating.
9	VOUT_SET	Input	Resistor divider input for VOUT regulation level
10	VIN_OK	Output	Push-pull digital output for power good indicator for the input voltage. Pulled up to VIN pin.
11	OUT	Output	Step down (buck) regulator output
12	VSS	Input	Ground connection for the device
13	SW	Input	Inductor connection to switching node
14	NC	Input	Connect to VSS
15	Thermal Pad	Input	Connect to VSS

FUNCTIONAL BLOCK DIAGRAM



TYPICAL APPLICATION SCHEMATIC



Figure 1. Typical Application Circuit for a 3-resistor String



Figure 2. Typical Application Circuit for a 4-resistor String



Figure 3. Typical Application Circuit for Disabling VIN_OK

TYPICAL CHARACTERISTICS

Table of Graphs

Unless otherwise noted, graphs were taken using Figure 1 with L = Toko 10 µH DFE252012C			FIGURE
η	V_O = 2.5 V Efficiency	vs. Output Current	Figure 4
		vs. Input Voltage	Figure 5
	V_O = 1.8 V Efficiency	vs. Output Current	Figure 6
		vs. Input Voltage	Figure 7
	V_O = 1.3 V Efficiency	vs. Output Current	Figure 8
		vs. Input Voltage	Figure 9
V_{OUT} (DC)	V_O = 2.5 V	vs. Output Current	Figure 10
		vs. Input Voltage	Figure 11
		vs. Temperature	Figure 12
	V_O = 1.8 V	vs. Output Current	Figure 13
		vs. Input Voltage	Figure 14
		vs. Temperature	Figure 15
	V_O = 1.3 V	vs. Output Current	Figure 16
		vs. Input Voltage	Figure 17
		vs. Temperature	Figure 18
I_{OUT} MAX (DC)	V_O = 2.5 V	vs. Input Voltage	Figure 19
	V_O = 1.8 V		Figure 20
	V_O = 1.3 V		Figure 21
Input IQ	EN1 = 1, EN2 = 0 (Ship Mode)	vs. Input Voltage	Figure 22
	EN1 = 0, EN2 = 0 (Standby Mode)		Figure 23
	EN1 = 0, EN2 = 1 (Active Mode)		Figure 24
Switching Frequency	V_O = 2.5 V	vs. Output Current	Figure 26
		vs. Input Voltage	Figure 27
Output Ripple	V_O = 2.5 V	vs.Output Current	Figure 28
		vs. Input Voltage	Figure 29
Steady State Operation	V_{IN} = 3 V, V_O = 2.5 V	R_O = 50 Ω	Figure 30
		R_O = 100 kΩ	Figure 31
	V_{IN} = 3 V, V_O = 1.8 V, L = 4.7 µH	R_O = 50 Ω	Figure 32
Power Management Response	VRDIV Behavior	V_O = 2.5 V	Figure 33
Transient Response	V_O = 2.5 V	Line Transient, V_{IN} = 3.0V -> 5.0V, R_{OUT} = 50 Ω	Figure 34
		Load Transient, V_{IN} = 4.0V, R_{OUT} = none -> 50 Ω	Figure 35
		IR Pulse Transient, V_{IN} = 4.0V, 200mA transient every 1us	Figure 36
Startup Behavior	V_{IN} = 4.0 V, V_O = 1.8 V	EN1 1 to 0, EN2=1 - Ship mode startup	Figure 37
		EN1 = 0, EN2 0 to 1 - Standy mode startup	Figure 38



Figure 4. Efficiency Vs Output Current, V_{OUT} = 2.5 V



Figure 5. Efficiency vs Input Voltage, V_{OUT} = 2.5 V



Figure 6. Efficiency Vs Output Current, V_{OUT} = 1.8 V



Figure 7. Efficiency vs Input Voltage, V_{OUT} = 1.8 V



Figure 8. Efficiency Vs Output Current, V_{OUT} = 1.3 V



Figure 9. Efficiency vs Input Voltage, V_{OUT} = 1.3 V



Figure 10. Output Voltage vs Output Current. V_{OUT} = 2.5 V



Figure 11. Output Voltage vs Input Voltage, V_{OUT} = 2.5 V



Figure 12. Output Voltage vs Temperature, V_{OUT} = 2.5 V



Figure 13. Output Voltage vs Output Current, V_{OUT} = 1.8 V



Figure 14. Output Voltage vs Input Voltage, V_{OUT} = 1.8 V



Figure 15. Output Voltage vs Temperature, V_{OUT} = 1.8 V



Figure 16. Output Voltage vs Output Current, V_{OUT} = 1.3 V



Figure 17. Output Voltage vs Input Voltage, V_{OUT} = 1.3 V



Figure 18. Output Voltage vs Temperature, V_{OUT} = 1.3 V



Figure 19. Maximum Output Current vs. Input Voltage V_{OUT} = 2.5 V



Figure 20. Maximum Output Current vs. Input Voltage, V_{OUT} = 1.8 V



Figure 21. Maximum Output Current vs. Input Voltage, V_{OUT} = 1.3 V



Figure 22. Input Quiescent Current vs. Input Voltage Ship Mode



Figure 23. Input Quiescent Current vs. Input Voltage Standby Mode



Figure 24. Input Quiescent Current vs. Input Voltage Active Mode



Figure 25. Input Quiescent Current vs. Input Voltage Active Mode where R_{SUM} = R1+R2+R3



Figure 26. Major Switching Frequency vs Output Current



Figure 27. Major Switching Frequency vs Input Voltage



Figure 28. Output Voltage Ripple vs Output Current



Figure 29. Output Voltage Ripple vs Input Voltage



Figure 30. Steady State Operation with R_O = 50 Ω, L = 10 µH



Figure 31. Steady State Operation with R_O = 100 kΩ, L = 10 µH



Figure 32. Steady State Operation with R_O = 50 Ω and L = 4.7 µH



Figure 33. Sampling Waveform



Figure 34. Line Transient Response



Figure 35. Load Transient Response



Figure 36. IR Pulse Transient Response



Figure 37. Ship-Mode Startup Behavior



Figure 38. Standby-Mode Startup Behavior

DETAILED PRINCIPLE OF OPERATION

Step Down (Buck) Converter Operation

The buck regulator in the TPS62736 takes input power from VIN, steps it down and provides a regulated voltage at the OUT pin. It employs pulse frequency modulation (PFM) control to regulate the voltage close to the desired reference voltage. The reference voltage is set by the user programmed resistor divider. The current through the inductor is controlled through internal current sense circuitry. The peak current in the inductor is controlled to maintain high efficiency of the converter across a wide input current range. The converter delivers an average output current of 50mA with a peak inductor current of 100 mA. The buck regulator is disabled when the voltage on VIN reaches the UVLO condition. The buck regulator continues to operate in pass (100% duty cycle) mode, passing the input voltage to the output, as long as VIN is greater than the UVLO and less than VOUT. In order to save power from being dissipated through other IC's on this supply rail while allowing for a faster wake up time, the buck regulator can be enabled and disabled via the EN2 pin for systems that desire to completely turn off the regulated output.

Nano-Power Management and Efficiency

The high efficiency of the TPS62736 is achieved via the proprietary Nano-Power management circuitry and algorithm. This feature essentially samples and holds all references in order to reduce the average quiescent current. That is, the internal circuitry is only active for a short period of time and then off for the remaining period of time at the lowest feasible duty cycle. A portion of this feature can be observed in Figure 33 where the VRDIV node is monitored. Here the VRDIV node provides a connection to the input (larger voltage level) and generates the output reference (lower voltage level) for a short period of time. The divided down value of input voltage is compared to VBIAS and the output voltage reference is sampled and held to get the VOUT_SET point. Since this biases a resistor string, the current through these resistors is only active when the Nano-Power management circuitry makes the connection—hence reducing the overall quiescent current due to the resistors. This process repeats every 64 ms.

The TPS62736 efficiency versus output current is plotted in Figure 4 and versus input voltage in Figure 5. All data points were captured by averaging the overall input current. This must be done due to the periodic biasing scheme implemented via the Nano-Power management circuitry. The input current efficiency data was gathered using a source meter set to average over at least 25 samples and at the highest accuracy sampling rate. Each data point takes a long period of time to gather in order to properly measure the resulting input current when calculating the output to input efficiency.

Programming OUT Regulation Voltage and VIN_OK

To set the proper output regulation voltage and input voltage power good comparator, the external resistors must be carefully selected. Figure 1 illustrates an application diagram which uses the minimal resistor count for setting both VOUT and VIN_OK. Referring to Figure 1, the OUT regulation voltage is given by:

$$VOUT = VBIAS\left(\frac{R_1 + R_2 + R_3}{R_1 + R_2}\right) \quad (1)$$

The VIN_OK setting is given by:

$$VIN\_OK = VBIAS\left(\frac{R_1 + R_2 + R_3}{R_1}\right) \quad (2)$$

Note that VBIAS is nominally 1.21V per the electrical specification table. The sum of the resistors is recommended to be no greater than 13 MΩ , that is, R1 + R2 + R3 = 13 MΩ. Higher resistors may result in poor output voltage regulation and/or input voltage power good threshold accuracies due to noise pickup via the high impedance pins or reduction of effective resistance due to parasitic resistances created from board assembly residue. See Layout Considerations section for more details.

If it is preferred to separate the VOUT and VIN_OK resistor strings, two separate strings of resistors could be used as shown in Figure 2. The OUT regulation voltage is then given byEquation 3:

$$VOUT = VBIAS\left(\frac{R_3 + R_4}{R_4}\right) \quad (3)$$

The VIN_OK setting is then given by Equation 4:

$$VIN\_OK = VBIAS\left(\frac{R_1 + R_2}{R_1}\right) \quad (4)$$

If it is preferred to disable the VIN_OK setting, the VIN_OK_SET pin can be tied to VIN as shown in Figure 3. To set VOUT in this configuration, use Equation 3.

Enable Controls

There are two enable pins implemented in the TPS62736 in order to maximize the flexibility of control for the system. The EN1 pin is considered to be the chip enable. If EN1 is set to a 1 then the entire chip is placed into ship mode. If EN1 is 0 then the chip is enabled. EN2 enables and disables the switching of the buck converter. When EN2 is low, the internal circuitry remains ON and the VIN_OK indicator still functions. This can be used to disable down-stream electronics in case of a low input supply condition. When EN2 is 1, the buck converter operates normally.

Table 1. Enable Functionality Table

EN1 PIN	EN2 PIN	FUNCTIONAL STATE
0	0	Partial standby mode. Buck switching converter is off, but VIN_OK indication is on
0	1	Buck mode and VIN_OK enabled
1	x	Full standby mode. Switching converter and VIN_OK indication is off (ship mode)

Startup Behavior

The TPS62736 has two startup responses: 1) from the ship-mode state (EN1 transitions from high to low), and 2) from the standby state (EN2 transitions from low to high). The first startup response out of the ship-mode state has the longest time duration due to the internal circuitry being disabled. This response is shown in Figure 37. The startup time takes approximately 100ms due to the internal Nano-Power management circuitry needing to first, complete the 64 ms sample and hold cycle.

Startup from the standby state is shown in Figure 38. This response is much faster due to the internal circuitry being pre-enabled. The startup time from this state is entirely dependent on the size of the output capacitor. The larger the capacitor, the longer it will take to charge during startup. With a 22 µF output capacitor, the startup time is approximately 400 µs. The TPS62736 can startup into a pre-biased output voltage.

Steady State Operation and Cycle by Cycle Behavior

The steady state operation at full load is shown in Figure 30. This plot highlights the inductor current waveform, the output voltage ripple, and the switching node. The output voltage is maintained by charging and discharging the output capacitor at a primary duty cycle (major frequency) which in turn dictates the output voltage ripple frequency. When VOUT is increasing in value, the output capacitor is charged by the hysteretic buck controller. This is achieved by controlling the peak cycle-by-cycle current of the inductor to 100 mA. The cycle-by-cycle current is maintained by turning on and off the high side FET at a secondary duty cycle (minor frequency). As VOUT reaches a peak value, all hysteretic control is disabled until a minimum value is reached. The rate at which the converter stays off is dictated by the load and the size of the output capacitor. At heavier output loads (larger output current), the time the converter is off is smaller when compared to light load conditions. The light load condition is shown in Figure 31. Note the converter is inactive for a longer period of time when compared to the active time.

The minor switching frequency is of concern when choosing the inductor. This maximum switching frequency is 2 MHz. The major switching frequency dictates the voltage ripple frequency. Figure 26 and Figure 27 show the major switching frequency versus load current and input voltage respectively.

Inductor Selection

The internal control circuitry is designed to control the switching behavior with a nominal inductance of 10 µH ± 20%. The inductor's saturation current should be at least 25% higher than the expected peak inductor current (100mA typical for L = 10 µH) in order to account for load transients. Since this device is a hysteretic controller, it is a naturally stable system (single order transfer function). However, the smaller the inductor value is the faster the switching currents are. The speed of the peak current detect circuit sets the inductor's lower bound to 4.7 µH. When using a 4.7 uH, the peak inductor current will increase when compared to that of a 10 µH inductor, resulting in slightly higher major frequency output ripple. The steady-state operation with a 4.7 µH inductor with a 50 mA load is shown in Figure 32.

A list of inductors recommended for this device is shown in Table 2.

Table 2.

Inductance (µH)	Dimensions (mm)	Part Number	Manufacturer
10	2.0 x 2.5 x 1.2	DFE252012C-H-100M	Toko
10	4.0x4.0x1.7	LPS4018-103M	Coilcraft
4.7	2.0 x 2.5 x 1.2	DFE252012R-H-4R7M	Toko

Output Capacitor Selection

The output capacitor is chosen based on transient response behavior and ripple magnitude. The lower the capacitor value, the larger the ripple will become and the larger the droop will be in the case of a transient response. It is recommended to use at least a 22 µF output capacitor for most applications.

Input Capacitor Selection

The bulk input capacitance is recommended to be a minimum of 4.7 µF ± 20%. This bulk capacitance is used to suppress the lower frequency transients produced by the switching converter. There is no upper bound to the input bulk capacitance. In addition, a high frequency bypass capacitor of 0.1 µF is recommended in parallel with the bulk capacitor. The high frequency bypass is used to suppress the high frequency transients produced by the switching converter.

Layout and PCB Assembly Considerations

To minimize switching noise generation, the step-down converter (buck) power stage external components must be carefully placed. The most critical external component for a buck power stage is its input capacitor. The bulk input capacitor (C_{IN1}) and high frequency decoupling capacitor (C_{IN2}) must be placed as close as possible between the power stage input (IN pin 1) and ground (VSS pin 12). Next, the inductor (L1) must be placed as close as possible beween the switching node (SW pin 13) and the output voltage (OUT pin 11). Finally, the output capacitor (C_{OUT}) should be placed as close as possible between the output voltage (OUT pin 11) and GND (VSS pin 12). In the diagram below, the input and output capacitor grounds are connected to VSS pin 12 through vias to the PCB's bottom layer ground plane.

To minimize noise pickup by the high impedance voltage setting nodes (VIN_OK_SET pin 8 and VOUT_SET pin 9), the external resistors (R1, R2 and R3) should be placed so that the traces connecting the midpoints of the string are as short as possible. In the diagram below, the connection to VOUT_SET is by a bottom layer trace.

The remaining pins are either NC pins, that should be connected to the PowerPad as shown below, or digital signals with minimal layout restrictions.

In order to maximize efficiency at light load, the use of voltage level setting resistors > 1MΩ is recommended. However, during board assembly, contaminants such as solder flux and even some board cleaning agents can leave residue that may form parasitic resistors across the physical resistors and/or from one end of a resistor to ground, especially in humid, fast airflow environments. This can result in the voltage regulation and threshold levels changing significantly from those expected per the installed resistor values. Therefore, it is highly recommended that no ground planes be poured near the voltage setting resistors. In addition, the boards must be carefully cleaned, possibly rotated at least once during cleaning, and then rinsed with de-ionized water until the ionic contamination of that water is well above 50 MOhm. If this is not feasible, then it is recommended that the sum of the voltage setting resistors be reduced to at least 5X below the measured ionic contamination.



Figure 39. Recommended Layout

REVISION HISTORY

Changes from Original (October 2012) to Revision A	Page
• Changed the device From: Preview To: Active	1

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
TPS62736RGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	62736	Samples
TPS62736RGYT	ACTIVE	VQFN	RGY	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	62736	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62736RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TPS62736RGYT	VQFN	RGY	14	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62736RGYR	VQFN	RGY	14	3000	367.0	367.0	35.0
TPS62736RGYT	VQFN	RGY	14	250	210.0	185.0	35.0

RGY (S–PVQFN–N14) PLASTIC QUAD FLATPACK NO–LEAD



NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No–Lead) package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
F. Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
G. Package complies to JEDEC MO–241 variation BA.

RGY (S–PVQFN–N14) PLASTIC QUAD FLATPACK NO–LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No–Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353–2/0 11/11

NOTE: All linear dimensions are in millimeters

RGY (S–PVQFN–N14) PLASTIC QUAD FLATPACK NO–LEAD



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat–Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have ***not*** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		**Applications**	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265