

Dual-Channel WLED Drivers For Smart Phone

Check for Samples: TPS61162, TPS61163

FEATURES

- 2.7V to 6.5V Input Voltage
- Integrated 1.5A/40V MOSFET
- 1.2MHz Switching Frequency
- Dual Current Sinks of up to 30mA Current Each
- 1% Typical Current Matching and Accuracy
- Optional 26.5V / 37.5V OVP Threshold
 - TPS61162 26.5V OVP
 - TPS61163 37.5V OVP
- Adaptive Boost Output to WLED Voltages
- Very Low Voltage Headroom Control (90mV)
- Flexible Digital and PWM Brightness Control
- 1-Wire Control Interface (EasyScale)
- PWM Dimming Control Interface
- Up to 100:1 PWM Dimming Ratio
- Up to 10-bit Dimming Resolution
- Up to 90% Efficiency
- Built-in Soft Start
- Over Voltage Protection
- Built-in WLED Open/Short Protection
- Thermal Shutdown
- Support 4.7uH Inductor Application
- 9L 1.31 mm x 1.31 mm CSP Package

APPLICATIONS

- Smart Phones
- PDAs, Handheld Computers
- GPS Receivers
- Backlight for Small and Media Form Factor LCD Display with Single-Cell Battery Input

DESCRIPTION


The TPS61162 and TPS61163 are dual-channel WLED drivers which provide highly integrated solutions for single-cell Li-ion battery powered smartphone backlight. The devices have a built-in high efficiency boost regulator with integrated 1.5A/40V power MOSFET and support as low as 2.7V input voltage. With two high current-matching capability current sink regulators, the devices can drive up to 10s2p WLED diodes. The boost output can automatically adjust to the WLED forward voltage and allow very low voltage headroom control, thus to improve LED strings efficiency effectively.

The TPS61162 and TPS61163 support both of the PWM dimming interface and 1-wire digital EasyScale™ dimming interface and can realize 9-bit brightness code programming.

The TPS61162 and TPS61163 integrate built-in soft start, over voltage/current protection, and thermal shut down protections.

The devices are available in a space-saving 1.31 mm x 1.31 mm CSP package.

TYPICAL APPLICATION



松

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION(1)

T _A	PART NUMBER	OPEN LED PROTECTION	PACKAGE	ORDERING ⁽²⁾	PACKAGE MARKING
40°C to 05°C	TPS61162	26.5V (typical)	9-ball WSCP	TPS61162YFF	TPS61162
-40°C to 85°C	TPS61163	37.5V (typical)	9-ball WSCP	TPS61163YFF	TPS61163

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) The YFF package is available in tape and reel. Add a R suffix (e.g. TPS61162YFFR) to order quantities of 3000 parts. Add a T suffix (e.g. TPS61162YFFT) to order quantities of 250 parts.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		VA	LUE	LINUT
		MIN	MAX	UNIT
	VIN, EN, PWM, IFB1, IFB2	-0.3	7	V
Voltage range ⁽²⁾	COMP, ISET	-0.3	3	V
	SW	-0.3	40	V
	Human Body Mode – (HBM)		2	kV
ESD rating	Machine Mode – (MM)		200	V
	Charge Device Mode – (CDM)		750	V
P_{D}	Continuous power dissipation	See Thermal In	formation Table	
T_J	Operating junction temperature range	-40	150	°C
T _{STG}	Storage temperature range	-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

		TPS61162/63	
	THERMAL METRIC ⁽¹⁾	YFF (9-ball WSCP)	UNITS
θ_{JA}	Junction-to-ambient thermal resistance (2)	107	
θ_{JCtop}	Junction-to-case (top) thermal resistance (3)	0.9	
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	18.1	90044
Ψлт	Junction-to-top characterization parameter (5)	4.0	°C/W
ΨЈВ	Junction-to-board characterization parameter ⁽⁶⁾	18	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	NA	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

Submit Documentation Feedback

Copyright © 2013, Texas Instruments Incorporated

⁽²⁾ All voltage values are with respect to network ground terminal.



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP MAX	UNIT
V _{IN}	Input voltage range		2.7	6.5	V
	TPS61162	V _{IN}	27		
V_{OUT}	Output voltage range	TPS61163	V _{IN}	38	V
L	Inductor		4.7	10	μH
C _I	Input capacitor		1.0		μF
Co	Output capacitor		1.0	2.2	μF
C _{COMP}	Compensation capacito		330	nF	
F _{PWM}	PWM dimming signal fr	40	100	kHz	
T _A	Operating ambient temp	-40	85	°C	
TJ	Operating junction temp	-40	125	°C	

ELECTRICAL CHARACTERISTICS

 V_{IN} = 3.6V, EN = high, PWM = high, IFB current = 20mA, T_A = -40°C to +85°C, typical values are at T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	UPPLY				•	
V _{IN}	Input voltage range		2.7		6.5	V
		V _{IN} falling		2.2	2.3	.,
V_{VIN_UVLO}	Under voltage lockout threshold	V _{IN} rising			2.45	V
V _{VIN_HYS}	VIN UVLO hysteresis			100		mV
Iq	Operating quiescent current into VIN	Device enable, switching 1.2 MHz and no load, V _{IN} = 3.6V		1.2	2	mA
I _{SD}	Shutdown current	EN = low		1	2	μΑ
EN and PV	VM					
V _H	EN Logic high		1.2			V
V _L	EN Logic Low				0.4	V
V _H	PWM Logic high		1.2			V
V _L	PWM Logic Low				0.4	V
R _{PD}	EN pin and PWM pin internal pull-down resistor		400	800	1600	kΩ
t _{PWM_SD}	PWM logic low width to shutdown	PWM high to low	20			ms
t _{EN_SD}	EN logic low width to shutdown	EN high to low	2.5			ms
CURRENT	REGULATION					
V _{ISET_full}	ISET pin voltage	Full brightness	1.204	1.229	1.253	V
K _{ISET_full}	Current multiplier	Full brightness		1030		
	Current accuracy	I _{ISET} = 20 μA, D = 100%, 0°C to 70°C	-2%		2%	
I _{FB_avg}	Current accuracy	I _{ISET} = 20 μA, D = 100%, -40°C to 85°C	-2.3%		2.3%	
V	(1) / (1	D = 100%		1%	2%	
K _M	$(I_{MAX} - I_{AVG}) / I_{AVG}$	D = 25%		1%		
I _{IFB max}	Current sink max output current	I _{ISET} = 35 μA, each IFBx pin	30			mA



ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 3.6V, EN = high, PWM = high, IFB current = 20mA, T_A = -40°C to +85°C, typical values are at T_A = 25°C (unless otherwise noted)

OSCILLATOR Start Control Start Start Control Start		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Note	POWER S	WITCH				1		
V _N = 3.0 V V _N = 3.0 V V _N = 3.5 V, T _A = 25°C J μA DSCILLATOR Sw	_	0.11.1400557	V _{IN} = 3.6 V		0.25		_	
OSCILLATOR System Oscillator frequency Measured on the drive signal of switch 91 95 96 96 96 96 96 96 96	R _{DS(on)}	Switch MOSFET on-resistance	V _{IN} = 3.0 V		0.3		Ω	
OSCILLATOR Start Control Start Start Control Start	I _{LEAK SW}	Switch MOSFET leakage current	V _{SW} = 35 V, T _A = 25°C			1	μA	
Maximum duty cycle Measured on the drive signal of switch 91 95 % % MOSFET MOSFET Which has a lower voltage IFBx feedback regulation voltage IFBx = 20mA, measured on IFBx pin 90 mV MV IFBx MV MV MV MV MV MV MV M		ror		-		Į.	-	
Damax Maximum duty cycle MOSFET 91 95 96 96	f _{SW}	Oscillator frequency		1000	1200	1500	kHz	
ViFB_Teg IFBx feedback regulation voltage ViFB_Teg ViFB	D _{max}	Maximum duty cycle	S	91	95		%	
ViFig.reg InFBX feetodack regulation voltage which has a lower voltage 90 IIIV Islink COMP pin sink current 12 μA Gaa Error amplifier transconductance 30 55 80 μmho Rea Error amplifier output resistance 45.5 MΩ fea Error amplifier crossover frequency 5PF connected to COMP pin 1.65 MHz PROTECTION Villam Switch MOSFET current limit D = Dmax 0.7 A Hulm_Start Switch MOSFET start up current limit D = Dmax 0.7 A Hyang LLM Time window for half current limit Time window for half current limit 5 ms MVOVP_SWA SW pin over voltage threshold TPS61162 25 26.5 28 VOVP_IEB IBx pin over voltage threshold Measured on IFBx pin 4.2 4.5 4.8 V EasyScaLe InterFACE EasyScale detection delay Measured from EN low to high 100 μs μs μs μs μs μs	BOOST V	OLTAGE CONTROL						
Source COMP pin source current Gea Error amplifier transconductance 30 55 80 μmho	V _{IFB_reg}	IFBx feedback regulation voltage			90		mV	
Geal Error amplifier transconductance 30 55 80 μmho Real Error amplifier output resistance 45.5 MΩ PROTECTION ILIM Switch MOSFET current limit D = D _{max} , 0°C to 70°C 1 1.5 2 A ULIM_Start Switch MOSFET start up current limit D = D _{max} , 0°C to 70°C 1 1.5 2 A ULIM_Start Switch MOSFET start up current limit D = D _{max} 0°C to 70°C 1 1.5 2 A ULIM_Start Switch MOSFET start up current limit D = D _{max} 0°C to 70°C 1 1.5 2 A ULIM_Start Switch MOSFET start up current limit D = D _{max} 0°C to 70°C 1 1.5 2 A ULIM_Start Switch MOSFET start up current limit D = D _{max} 0°C to 70°C 1 1.5 2 A ULIM_Start SW pin vor voltage threshold Measured from EN to 70°C 1 1.2 2.6 2.8 V <td>I_{sink}</td> <td>COMP pin sink current</td> <td></td> <td></td> <td>12</td> <td></td> <td>μΑ</td>	I _{sink}	COMP pin sink current			12		μΑ	
Geal Error amplifier transconductance 30 55 80 μmho Real Error amplifier output resistance 45.5 MΩ PROTECTION ILIM Switch MOSFET current limit D = D _{max} , 0°C to 70°C 1 1.5 2 A ULIM_Start Switch MOSFET start up current limit D = D _{max} , 0°C to 70°C 1 1.5 2 A ULIM_Start Switch MOSFET start up current limit D = D _{max} 0°C to 70°C 1 1.5 2 A ULIM_Start Switch MOSFET start up current limit D = D _{max} 0°C to 70°C 1 1.5 2 A ULIM_Start Switch MOSFET start up current limit D = D _{max} 0°C to 70°C 1 1.5 2 A ULIM_Start Switch MOSFET start up current limit D = D _{max} 0°C to 70°C 1 1.5 2 A ULIM_Start SW pin vor voltage threshold Measured from EN to 70°C 1 1.2 2.6 2.8 V <td>I_{source}</td> <td>COMP pin source current</td> <td></td> <td></td> <td>5</td> <td></td> <td>μA</td>	I _{source}	COMP pin source current			5		μA	
Fea Error amplifier crossover frequency SpF connected to COMP pin 1.65 MHz	G _{ea}	Error amplifier transconductance		30	55	80	μmho	
PROTECTION	R _{ea}	Error amplifier output resistance			45.5		ΜΩ	
Lim	f _{ea}	Error amplifier crossover frequency	5pF connected to COMP pin		1.65		MHz	
Lim_Start Switch MOSFET start up current limit D = D _{max} D.7 A Chall_Lim Time window for half current limit To some start Tender of the program of the program stream Tender of the program stream Tender of low bit (Logic 0) La High time of low bit (Logic 1) La High time of high bit (Logic 1) La High time of high bit (Logic 1) La High time of acknowledge condition Tender of the program stream Tender of the program time	PROTECT	ION						
Half_LIM Time window for half current limit 5 ms VOVP_SW SW pin over voltage threshold TPS61162 25 26.5 28 V VOVP_IFB IFBx pin over voltage threshold Measured on IFBx pin 4.2 4.5 4.8 V EASYSCALE INTERFACE te_e_delay EasyScale detection delay Measured from EN low to high 100 µs te_e_det EasyScale detection window ⁽¹⁾ Measured from EN low to high 1 ms te_s_win EasyScale detection window ⁽¹⁾ Measured from EN low to high 1 ms t_start Start time of program stream 2 µs t_Eos End time of program stream 2 µs t_LB High time of low bit (Logic 0) 2 180 µs t_LB Low time of low bit (Logic 1) 2 180 µs t_LB Low time high bit (Logic 1) 2 180 µs t_LBB Low time high bit (Logic 1) 2 180 µs t_ValaCKN Acknowledge valid t	I _{LIM}	Switch MOSFET current limit	$D = D_{max}$, 0°C to 70°C	1	1.5	2	Α	
TPS61162 25 26.5 28 V	I _{LIM_Start}	Switch MOSFET start up current limit	$D = D_{max}$		0.7		Α	
VOVP_SW SW pin over voltage threshold TPS61163 36 37.5 39 V VOVP_IFB IFBx pin over voltage threshold Measured on IFBx pin 4.2 4.5 4.8 V EASYSCALE INTERFACE tes_delay EasyScale detection delay Measured from EN low to high 100 µs tes_det EasyScale detection window ⁽¹⁾ Measured from EN low to high 1 ms tes_win EasyScale detection window ⁽¹⁾ Measured from EN low to high 1 ms tes_win EasyScale detection window ⁽¹⁾ Measured from EN low to high 1 ms tes_det EasyScale detection window ⁽¹⁾ Measured from EN low to high 1 ms tes_det EasyScale detection window ⁽¹⁾ Measured from EN low to high 1 ms tes_det EasyScale detection window ⁽¹⁾ Measured from EN low to high 1 ms tes_det EasyScale detection window ⁽¹⁾ Measured from EN low to high 1 ms tes_det End time of program stream 2 1 1	t _{Half_LIM}	Time window for half current limit			5		ms	
TPS61163 36 37.5 39 VovP_IFB IFBx pin over voltage threshold Measured on IFBx pin 4.2 4.5 4.8 V EASYSCALE INTERFACE tes_delay EasyScale detection delay Measured from EN low to high 100 μs tes_det EasyScale detection time EN pin low time 260 μs tes_win EasyScale detection window(1) Measured from EN low to high 1 ms tstart Start time of program stream 2 μs teos End time of program stream 2 μs tt_LB High time of low bit (Logic 0) μs tt_LB Low time of low bit (Logic 1) tt_LB Low time high bit (Logic 1) tt_LB Low time high bit (Logic 1) tt_LB Cov time high bit (Logic 1) tvalACKIN Acknowledge valid time VACKINL Acknowledge output voltage low(2) Open drain, R _{pullup} = 15 kΩ to VIN Thermal shutdown threshold Teshutdown Thermal shutdown threshold	V	CIM his over veltage threehold	TPS61162	25	26.5	28	V	
EASYSCALE INTERFACE t _{es_delay} EasyScale detection delay Measured from EN low to high 100 μs t _{es_det} EasyScale detection time EN pin low time 260 μs t _{es_win} EasyScale detection window ⁽¹⁾ Measured from EN low to high 1 ms t _{start} Start time of program stream 2 μs t _{EOS} End time of program stream 2 360 μs t _{t_LB} High time of low bit (Logic 0) 2 180 μs t _{t_LB} Low time of low bit (Logic 0) 2 x t _{t_LB} 360 μs t _{t_LB} High time of high bit (Logic 1) 2 x t _{L_HB} 360 μs t _{t_LB} Low time high bit (Logic 1) 2 x t _{L_HB} 360 μs t _{t_LB} Low time high bit (Logic 1) 2 x t _{L_HB} 360 μs t _{t_LB} Low time high bit (Logic 1) 2 x t _{L_HB} 360 μs t _{t_LB} Low time high bit (Logic 1) 2 x t _{L_HB} 360 μs t _{t_ACKN} Acknowledge valid time 2 μs t _{ACKN} Duration of acknowledge condition y _{ACKNL} Acknowledge output voltage low ⁽²⁾ Open drain, R _{pullup} = 15 kΩ to VIN 0.4 V THERMAL SHUTDOWN T _{shutdown} Thermal shutdown threshold 160 °C	VOVP_SW	Sw pin over voltage trireshold	TPS61163	36	37.5	39		
t_{es_delay} EasyScale detection delayMeasured from EN low to high100μs t_{es_det} EasyScale detection timeEN pin low time260μs t_{es_win} EasyScale detection window(1)Measured from EN low to high1ms t_{start} Start time of program stream2μs t_{EOS} End time of program stream2360μs t_{H_LB} High time of low bit (Logic 0)2180μs t_{L_B} Low time of low bit (Logic 0)2 x t_{H_LB} 360μs t_{H_HB} High time of high bit (Logic 1)2 x t_{L_HB} 360μs t_{L_HB} Low time high bit (Logic 1)2180μs $t_{VAIACKN}$ Acknowledge valid time2μs t_{ACKN} Duration of acknowledge condition512μs V_{ACKNL} Acknowledge output voltage low(2)Open drain, $R_{pullup} = 15 \text{ k}\Omega$ to VIN0.4VTHERMAL SHUTDOWN $T_{Shutdown}$ Thermal shutdown threshold160°C	V_{OVP_IFB}	IFBx pin over voltage threshold	Measured on IFBx pin	4.2	4.5	4.8	V	
tes_det EasyScale detection time EN pin low time 260	EASYSCA	LE INTERFACE						
Eas_win EasyScale detection window ⁽¹⁾ Measured from EN low to high 1 ms t _{start} Start time of program stream 2 μs t _{EOS} End time of program stream 2 360 μs t _{H_LB} High time of low bit (Logic 0) 2 180 μs t _{L_LB} Low time of low bit (Logic 0) 2 x t _{H_LB} 360 μs t _{H_HB} High time of high bit (Logic 1) 2 x t _{L_HB} 360 μs t _{L_HB} Low time high bit (Logic 1) 2 180 μs t _{VACKNL} Acknowledge valid time 2 μs t _{ACKN} Duration of acknowledge condition 512 μs V _{ACKNL} Acknowledge output voltage low ⁽²⁾ Open drain, R _{pullup} = 15 kΩ to VIN 0.4 V THERMAL SHUTDOWN T _{shutdown} Thermal shutdown threshold 160 °C	t _{es_delay}	EasyScale detection delay	Measured from EN low to high	100			μs	
tstart Start time of program stream 2 μs tteos End time of program stream 2 360 μs tt_LB High time of low bit (Logic 0) 2 180 μs tt_LB Low time of low bit (Logic 0) 2 x t_LB 360 μs tt_LB Low time of high bit (Logic 1) 2 x t_LB 360 μs tt_LB Low time high bit (Logic 1) 2 x t_LB 360 μs tt_LB Low time high bit (Logic 1) 2 x t_LB 360 μs tt_LB Low time high bit (Logic 1) 2 180 μs tt_LB Low time high bit (Logic 1) 2 μs tt_LB Low time high bit (Logic 1) μs tt_LB Low ti	t _{es_det}	EasyScale detection time	EN pin low time	260			μs	
teos End time of program stream 2 360 μs th_LB High time of low bit (Logic 0) 2 x th_LB Low time of low bit (Logic 0) 4 x th_LB Low time of low bit (Logic 0) 5 x th_LB Low time of high bit (Logic 1) 5 x th_LB Low time high bit (Logic 1) 6 x x th_LB Low time high bit (Logic 1) 7 x th_LB Low time high bit (Logic 1) 8 x th_LB Low time high bit (Logic 1) 8 x th_LB Low time high bit (Logic 1) 9 x th_LB Low time high bit (Logic 1) 10 x x th_LB Low time high bit (Logic 1) 11 x x th_LB Low time high bit (Logic 1) 12 x th_LB Low time high bit (Logic 1) 13 x th_LB Low time high bit (Logic 1) 14 x th_LB Low time of low bit (Logic 1) 15 x th_LB Low time of low bit (Logic 1) 16 x th_LB Low time of low bit (Logic 1) 16 x th_LB Low time of low bit (Logic 1) 16 x th_LB Low time of low bit (Logic 1) 16 x th_LB Low time of low bit (Logic 1) 16 x th_LB Low time of low bit (Logic 1) 17 x th_LB Low time of low bit (Logic 1) 18 x th_LB Low time of low bit (Logic 1) 2 x th_LB Low time of low time of low bit (Logic 1) 2 x th_LB Low time of low	t _{es_win}	EasyScale detection window ⁽¹⁾	Measured from EN low to high	1			ms	
th_LB High time of low bit (Logic 0) 2 x th_LB 360 μs th_LB Low time of low bit (Logic 0) 2 x th_LB 360 μs th_HB High time of high bit (Logic 1) 2 x th_LB 360 μs th_HB Low time high bit (Logic 1) 2 x th_HB 360 μs th_HB Low time high bit (Logic 1) 2 x th_HB 2 μs th_HB Low time high bit (Logic 1) 2 μs th_HB Low time high bit (Lo	t _{start}	Start time of program stream		2			μs	
t_{L_LB} Low time of low bit (Logic 0) $2 \times t_{H_LB}$ 360 μ_S t_{H_LB} High time of high bit (Logic 1) $2 \times t_{L_LB}$ 360 μ_S t_{L_LB} Low time high bit (Logic 1) $2 \times t_{L_LB}$ <t< td=""><td>t_{EOS}</td><td>End time of program stream</td><td></td><td>2</td><td></td><td>360</td><td>μs</td></t<>	t _{EOS}	End time of program stream		2		360	μs	
th_HB High time of high bit (Logic 1) $2 \times t_{L_HB}$ 360 μs tt_HB Low time high bit (Logic 1) $2 \times t_{L_HB}$ Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs tt_HB Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs tt_HB Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs tt_HB Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) $2 \times t_{L_HB}$ μs Low time high bit (Logic 1) μs Low time	t _{H_LB}	High time of low bit (Logic 0)		2		180	μs	
$t_{L_{LHB}}$ Low time high bit (Logic 1) 2 180 μs $t_{ValACKN}$ Acknowledge valid time 2 μs t_{ACKN} Duration of acknowledge condition 512 μs V_{ACKNL} Acknowledge output voltage low (2) Open drain, $R_{pullup} = 15 \text{ k}\Omega$ to VIN 0.4 V THERMAL SHUTDOWN $T_{shutdown}$ Thermal shutdown threshold 160 °C	t _{L_LB}	Low time of low bit (Logic 0)		2 x t _{H_LB}		360	μs	
$t_{L_{LHB}}$ Low time high bit (Logic 1) 2 180 μs $t_{ValACKN}$ Acknowledge valid time 2 μs t_{ACKN} Duration of acknowledge condition 512 μs V_{ACKNL} Acknowledge output voltage low (2) Open drain, $R_{pullup} = 15 \text{ k}\Omega$ to VIN 0.4 V THERMAL SHUTDOWN $T_{shutdown}$ Thermal shutdown threshold 160 °C	t _{H_HB}	High time of high bit (Logic 1)		2 x t _{L_HB}		360	μs	
t_{ACKN} Duration of acknowledge condition 512 μs V_{ACKNL} Acknowledge output voltage low (2) Open drain, $R_{pullup} = 15 \text{ k}\Omega$ to VIN 0.4 V THERMAL SHUTDOWN $T_{Shutdown}$ Thermal shutdown threshold 160 °C	t _{L_HB}	Low time high bit (Logic 1)			-	180	μs	
V_{ACKNL} Acknowledge output voltage low ⁽²⁾ Open drain, $R_{pullup} = 15 \text{ k}\Omega$ to VIN 0.4 V THERMAL SHUTDOWN $T_{shutdown}$ Thermal shutdown threshold 160 °C	t _{valACKN}	Acknowledge valid time				2	μs	
V_{ACKNL} Acknowledge output voltage low ⁽²⁾ Open drain, $R_{pullup} = 15 \text{ k}\Omega$ to VIN 0.4 V THERMAL SHUTDOWN T _{shutdown} Thermal shutdown threshold 6°C	t _{ACKN}	Duration of acknowledge condition				512	μs	
THERMAL SHUTDOWN T _{shutdown} Thermal shutdown threshold 160 °C	V _{ACKNL}	Acknowledge output voltage low (2)	Open drain, R _{pullup} = 15 kΩ to VIN			0.4	V	
		SHUTDOWN		•				
T _{hys} Thermal shutdown hysteresis 15 °C	T _{shutdown}	Thermal shutdown threshold			160		°C	
	T _{hys}	Thermal shutdown hysteresis			15		°C	


 ⁽¹⁾ To select EasyScale interface, after t_{es_delay} delay from EN low to high, drive EN pin to low for more than t_{es_det} before t_{es_win} expires
 (2) Acknowledge condition active 0, this condition is only applied when the RFA bit is set to 1. To use this feature, master must have an


open drain output, and the data line needs to be pulled up by the master with a resistor load.



DEVICE INFORMATION

PIN ASSIGNMENT 9 BALL 1.31mm x 1.31mm YFF PACKAGE





Bottom View


PIN FUNCTIONS


ı	PIN		PIN		DESCRIPTION			
NUMBER	NAME	1/0	DESCRIPTION					
A1	ISET	1	Full-scale LED current set pin. Connecting a resistor to the pin programs the full-scale LED current					
A2	IFB2	I	Regulated current sink input pin					
А3	IFB1	I	Regulated current sink input pin					
B1	PWM	I	PWM dimming signal input					
B2	COMP	0	Output of the transconductance error amplifier. Connect external capacitor to this pin to compensate the boost loop					
В3	GND	0	Ground					
C1	EN	I	Enable control, and 1-wire digital signal input					
C2	VIN	I	Supply input pin					
C3	SW	I	Drain connection of the internal power MOSFET					





TYPICAL CHARACTERISTICS Table 1. TABLE OF GRAPHS

TITLE	DESCRIPTION	FIGURE
Dimming Efficiency	V _{IN} = 3V, 3.6V, 4.2V, 5V; V _O = 15V, 5s2p, 20mA/string; PWM Freq = 20kHz; L = 10μH	Figure 1
Dimming Efficiency	V _{IN} = 3V, 3.6V, 4.2V, 5V; V _O = 18V, 6s2p, 20mA/string; PWM Freq = 20kHz; L = 10μH	Figure 2
Dimming Efficiency	V _{IN} = 3V, 3.6V, 4.2V, 5V; V _O = 21V, 7s2p, 20mA/string; PWM Freq = 20kHz; L = 10μH	Figure 3
Dimming Efficiency	V _{IN} = 3V, 3.6V, 4.2V, 5V; V _O = 24V, 8s2p, 20mA/string; PWM Freq = 20kHz; L = 10μH	Figure 4
Dimming Efficiency	$V_{IN} = 3V$, 3.6V, 4.2V, 5V; $V_{O} = 27V$, 9s2p, 20mA/string; PWM Freq = 20kHz; L = 10 μ H	Figure 5
Dimming Efficiency	V _{IN} = 3V, 3.6V, 4.2V, 5V; V _O = 30V, 10s2p, 20mA/string; PWM Freq = 20kHz; L = 10μH	Figure 6
Dimming Linearity	$V_{IN} = 3V$, 3.6V, 4.2V, 5V; $V_{O} = 21V$, 7s2p; $R_{ISET} = 63.4k\Omega$; PWM Freq = 20kHz	Figure 7
Switching Waveform	$V_{IN} = 3.6V$; $V_{O} = 21V$, 7s2p, 20mA/string; Duty = 100%; L = 4.7 μ H	Figure 8
Switching Waveform	$V_{IN} = 3.6V$; $V_{O} = 21V$, 7s2p, 20mA/string; PWM Freq = 20kHz, Duty = 20%; L = 4.7 μ H	Figure 9
Startup Waveform	$V_{IN} = 3.6V$; $V_{O} = 21V$, 7s2p, 20mA/string; Duty = 100%; L = 4.7 μ H	Figure 10
Startup Waveform	$V_{IN} = 3.6V$; $V_{O} = 21V$, 7s2p, 20mA/string; PWM Freq = 20kHz, Duty = 50%; L = 4.7 μ H	Figure 11
Shutdown Waveform	$V_{IN} = 3.6V$; $V_{O} = 21V$, 7s2p, 20mA/string; Duty = 100%; L = 4.7 μ H	Figure 12
Shutdown Waveform	$V_{IN} = 3.6V$; $V_{O} = 21V$, 7s2p, 20mA/string; PWM Freq = 20kHz, Duty = 50%; L = 4.7 μ H	Figure 13











Submit Documentation Feedback

Copyright © 2013, Texas Instruments Incorporated










t - Time - 10ms/div Figure 11.


t - Time - 10ms/div Figure 12.



t - Time - 10ms/div Figure 13.



FUNCTIONAL BLOCK DIAGRAM





DETAILED DESCRIPTION

NORMAL OPERATION

In order to provide high brightness backlighting for big size or high resolution smartphone panels, more and more white LED diodes are used. Having all LED diodes in a string improves overall current matching; however, the output voltage of a boost converter will be limited when input voltage is low, and normally the efficiency will drop when output voltage goes very high. Thus the LED diodes are arranged in two parallel strings.

The TPS61162/3 is a high efficiency, dual-channel white LED driver for such smart phone backlighting applications. Two current sink regulators of high current-matching capability are integrated in the TPS61162/3 to support dual LED strings connection and to improve the current balance and protect the LED dioeds when either LED string is open or short.

TPS61162/3 has integrated all of the key function blocks to power and control up to 20 white LED diodes. It includes a 40V/1.5A boost converter, two current sink regulators and protection circuit for over-current, over-voltage and thermal shutdown protection.

BOOST CONVERTER

The boost converter of the TPS61162/3 integrates 40V 1.5A low side switch MOSFET and has a fixed switching frequency of 1.2MHz. The control architecture is based on traditional current-mode PWM control. For operation see the block diagram. Two current sinks regulate the dual-channel current and the boost output is automatically set by regulating IFBx pin's voltage. The output of error amplifier and the sensed current of switch MOSFET are applied to a control comparator to generate the boost switching duty cycle; slope compensation is added to the current signal to allow stable operation for duty cycles larger than 50%.

The forward voltages of two LED strings are normally different due to the LED diode forward voltage inconsistency, thus the IFB1 and IFB2 voltages are normally different. The TPS61162/3 can select out the IFBx pin which has a lower voltage than the other and regulates its voltage to a very low value (90mV typical), which is enough for the two current sinks' headroom. In this way, the output voltage of the boost converter is automatically set and adaptive to LED strings' forward voltages, and the power dissipation of the current sink regulators can be reduced remarkably with this very low headroom voltage.

IFBx PIN UNUSED

If only one channel is needed, a user can easily disable the unused channel by connecting its IFBx pin to ground. If both IFBx pins are connected to ground, the IC will not start up.

ENABLE AND STARTUP

Submit Documentation Feedback

In order to enable the IC from shutdown mode, three conditions have to be met: 1. POR (Power On Reset, that is, VIN voltage is higher than UVLO threshold), 2. Logic high on EN pin, 3. PWM signal (logic high or PWM pulses) on PWM pin. When these conditions are all met, an internal LDO linear regulator is enabled to provide supply to internal circuits and the IC can start up.

The TPS61162/3 supports two dimming interfaces: 1-wire digital interface (EasyScale interface) and PWM interface. TPS61162/3 begins an EasyScale detection window after startup to detect which interface is selected. If the EasyScale interface is needed, signals of a specific pattern should be input into EN pin during the EasyScale detection window; otherwise, PWM dimming interface will be enabled (see details in 1-Wire Digital Interface (EasyScale Interface)).

After the EasyScale detection window, the TPS61162/3 checks the status of IFBx pins. If one IFBx pin is detected to connect to ground, the corresponding channel will be disabled and removed from the control loop. Then the soft-start begins and the boost converter starts switching. If both IFBx pins are shorted to ground, the TPS61162/3 will not start up.

Either pulling EN pin low for more than 2.5ms or pulling PWM pin low for more than 20ms can disable the device and the TPS61162/3 enters into shutdown mode.



SOFTSTART

Soft-start is implemented internally to prevent voltage over-shoot and in-rush current. After the IFBx pin status detection, the COMP pin voltage starts ramp up and the boost starts switching. During the beginning 5ms (t_{Half LIM}) of the switching, the peak current of the switch MOSFET is limited at I_{LIM Start} (0.7A typical) to avoid the input inrush current. After the 5ms, the current limit is changed to I_{LIM} (1.5A typical) to allow the normal operation of the boost converter.

FULL-SCALE CURRENT PROGRAM

The dual channels of the TPS61162/3 can provide up to 30 mA current each. No matter either EasyScale interface or PWM interface is selected, the full-scale current (current when dimming duty cycle is 100%) of each channel should be programmed by an external resistor R_{ISET} at ISET pin according to Equation 1.

$$I_{FB_full} = \frac{V_{ISET_full}}{R_{ISET}} \times K_{ISET_full}$$
(1)

Where:

I_{FB} full, full-scale current of each channel

 $K_{ISET\ full}$ = 1030 (Current multiple when dimming duty cycle = 100%)

 $V_{ISET_full} = 1.229V$ (ISET pin voltage when dimming duty cycle = 100%)

 $R_{ISET} = ISET$ pin resistor

BRIGHTNESS CONTROL

The TPS61162/3 controls the DC current of the dual channels to realize the brightness dimming. The DC current control is normally referred to as analog dimming mode. When the DC current of LED diode is reduced, the brightness is dimmed.

The TPS61162/3 can receive either the PWM signals at the PWM pin (PWM interface) or digital commands at the EN pin (EasyScale interface) for brightness dimming. If the EasyScale interface is selected, the PWM pin should be kept high; if PWM interface is selected, the EN pin should be kept high.

1-Wire Digital Interface (EasyScale Interface)

Copyright © 2013, Texas Instruments Incorporated

The EN pin features a simple digital interface to allow digital brightness control. The digital dimming interface can save the processor power and battery life as it does not require PWM signals all the time, and the processor can enter idle mode if possible. In order to enable the EasyScale interface, the following conditions must be satisfied and the specific digital pattern on the EN pin must be recognized by the IC every time the TPS61162/3 starts up from shutdown mode.

- 1. VIN voltage is higher than UVLO threshold and PWM pin is pulled high
- 2. Pull EN pin from low to high to enable the TPS61162/3. At this moment, the EasyScale detection window
- 3. After EasyScale detection delay time (t_{es delay}, 100µs), drive EN to low for more than EasyScale detection time (t_{es detect}, 260µs).

The third step must be finished before the EasyScale detection window (tes win, 1ms) expires, and once this step is finished, the EasyScale interface is enabled and the EasyScale communication can start. Refer to the Figure 14 for a graphical explanation.




Figure 14. EasyScale Interface Detection

The TPS61162/3 supports 9-bit brightness code programming. By the EasyScale interface, a master can program the 9-bit code D8(MSB) to D0(LSB) to any of 511 steps with a single command. The default code value of D8~D0 is "111111111" when the device is first enabled, and the programmed value will be stored in an internal register and set the dual-channel current according to Equation 2. The code will be reset to default value when the IC is shut down or disabled.

$$I_{FBx} = I_{FB_full} \times \frac{\text{Code}}{511}$$
 (2)

Where

I_{FB full}: the full-scale LED current set by the R_{ISET} at ISET pin

Code: the 9-bit brightness code D8~D0 programmed by EasyScale interface


When the 1-wire digital interface at EN pin is selected, the PWM pin can be connected to either VIN pin or a GPIO (refer to ADDITIONAL APPLICATION CIRCUITS). If PWM pin is connected to VIN pin, EN pin alone can enable and disable the IC: pulling EN pin low for more than 2.5ms disables the IC; if PWM pin is connected to a GPIO, both PWM and EN signals should be high to enable the IC, and either pulling EN pin low for more than 2.5ms or pulling PWM pin low for more than 20ms disables the IC.

EasyScale Programming

EasyScale is a simple but flexible one pin interface to configure the current of the dual channels. The interface is based on a master-slave structure, where the master is typically a microcontroller or application processor and the IC is the slave. Figure 15 and Table 2 give an overview of the protocol used by TPS61162/3. A command consists of 24 bits, including an 8-bit device address byte and a 16-bit data byte. All of the 24 bits should be transmitted together each time, and the LSB bit should be transmitted first. The device address byte D7(MSB)~D0(LSB) is fixed to 0x8F. The data byte includes 9 bits D8(MSB)~D0(LSB) for brightness information and an RFA bit. The RFA bit set to "1" indicates the Request for Acknowledge condition. The Acknowledge condition is only applied when the protocol is received correctly. The advantage of EasyScale compared with other one pin interfaces is that its bit detection is in a large extent independent from the bit transmission rate. It can automatically detect bit rates between 1.7kBit/sec and up to 160kBit/sec.

Submit Documentation Feedback





DATA OUT ACK

Figure 15. EasyScale[™] Protocol Overview

Table 2. EasyScale[™] Bit Description

	1		Table 21 Eacy coals	
BYTE	BIT NUMBER	NAME	TRANSMISSION DIRECTION	DESCRIPTION
	23 (MSB)	DA7		DA7 = 1, MSB of device address
	22	DA6		DA6 = 0
Device	21	DA5		DA5 = 0
Address	20	DA4	IN.	DA4 = 0
Byte	19	DA3	IN	DA3 = 1
(0x8F)	18	DA2		DA2 = 1
	17	DA1		DA1 = 1
	16	DA0		DA0 = 1, LSB of device address
	15	Bit 15		No information. Write 0 to this bit.
	14	Bit 14		No information. Write 0 to this bit.
	13	Bit 13		No information. Write 0 to this bit.
	12	Bit 12		No information. Write 0 to this bit.
	11	Bit 11		No information. Write 0 to this bit.
	10	RFA		Request for acknowledge. If set to 1, IC will pull low the data line when it receives the command well. This feature can only be used when the master has an open drain output stage and the data line needs to be pulled high by the master with a pullup resistor; otherwise, acknowledge condition is not allowed and don't set this bit to 1.
Data Byte	9	Bit 9	IN	No information. Write 0 to this bit.
	8	D8		Data bit 8, MSB of brightness code
	7	D7		Data bit 7
	6	D6		Data bit 6
	5	D5		Data bit 5
	4	D4		Data bit 4
	3	D3		Data bit 3
	2	D2		Data bit 2
	1	D1		Data bit 1
	0 (LSB)	D0		Data bit 0, LSB of brightness code




Figure 16. EasyScale Timing, with RFA = 0




Figure 17. EasyScale Timing, with RFA = 1




Figure 18. EasyScale — Bit Coding

The 24-bit command should be transmitted with LSB first and MSB last. Figure 16 shows the protocol without acknowledge request (Bit RFA = 0), Figure 17 with acknowledge request (Bit RFA = 1). Before the command transmission, a start condition must be applied. For this, the EN pin must be pulled high for at least t_{start} (2 μ s) before the bit transmission starts with the falling edge. If the EN pin is already at high level, no start condition is needed. The transmission of each command is closed with an End of Stream condition for at least t_{EOS} (2 μ s).

The bit detection is based on a Logic Detection scheme, where the criterion is the relation between t_{LOW} and t_{HIGH} (refer to Figure 18). It can be simplified to:

Low Bit (Logic 0): $t_{LOW} \ge 2 \times t_{HIGH}$ High Bit (Logic 1): $t_{HIGH} \ge 2 \times t_{IOW}$

The bit detection starts with a falling edge on the EN pin and ends with the next falling edge. Depending on the relation between t_{HIGH} and t_{LOW} , the logic 0 or 1 is detected.

The acknowledge condition is only applied if:

- Acknowledge is requested by setting RFA bit to 1.
- The transmitted device address matches with the device address of the IC.
- Total 24 bits are received correctly.

If above conditions are met, after t_{valACK} delay from the moment when the last falling edge of the protocol is detected, an internal ACKN-MOSFET is turned on to pull the EN pin low for the time t_{ACKN} , which is 512 μ s maximum, then the Acknowledge condition is valid. During the t_{valACK} delay, the master controller keeps the line low; after the delay, it should release the line by outputting high impedance and then detect the acknowledge condition. If it reads back a logic 0, it means the IC has received the command correctly. The EN pin can be used again by the master when the acknowledge condition ends after t_{ACKN} time.

Note that the acknowledge condition can only be requested when the master device has an open drain output. For a push-pull output stage, the use of a series resistor in the EN line to limit the current to $500\mu A$ is recommended to for such cases as:

- · An accidentally requested acknowledge, or
- To protect the internal ACKN-MOSFET.

Submit Documentation Feedback

Copyright © 2013, Texas Instruments Incorporated



PWM Control Interface

The PWM control interface is automatically enabled if the EasyScale interface fails to be enabled during startup. In this case, the TPS61162/3 receives PWM dimming signals on the PWM pin to control the backlight brightness. When using PWM interface, the EN pin can be connected to VIN pin or a GPIO (refer to ADDITIONAL APPLICATION CIRCUITS). If EN pin is connected to VIN pin, PWM pin alone is used to enable and disable the IC: pulling PWM pin high or apply PWM signals at PWM pin to enable the IC and pulling PWM pin low for more than 20ms to disable the IC; if EN pin is connected to a GPIO, either pulling EN pin low for more than 2.5ms or pulling PWM pin low for more than 20ms can disable the IC. Only after both EN and PWM signals are applied. the TPS61162/3 can start up. Refer to Figure 19 for a graphical explanation.




Figure 19. PWM Control Interface Detection

When the PWM pin is constantly high, the dual channel current is regulated to full-scale according to Equation 1. The PWM pin allows PWM signals to reduce this regulation current according to the PWM duty cycle; therefore, it achieves LED brightness dimming. The relationship between the PWM duty cycle and IFBx current is given by Equation 3.

$$I_{FBx} = I_{FB_full} \times Duty$$
(3)

Where I_{FBx} is the current of each current sink, I_{FB full} is the full-scale LED current, Duty is the duty cycle information detected from the PWM signals.

UNDERVOLTAGE LOCKOUT

An undervoltage lockout circuit prevents the operation of the device at input voltages below undervoltage threshold (2.2V typical). When the input voltage is below the threshold, the device is shutdown. If the input voltage rises by undervoltage lockout hysteresis, the IC restarts.

OVERVOLTAGE PROTECTION

Copyright © 2013, Texas Instruments Incorporated

Over voltage protection circuitry prevents IC damage as the result of white LED string disconnection or shortage.

The TPS61162/3 monitors the voltages at SW pin and IFBx pin during each switching cycle. No matter either SW OVP threshold V_{OVP SW} or IFBx OVP threshold V_{OVP FB} is reached due to the LED string open or short issue, the protection circuitry will be triggered. Refer to Figure 20 and Figure 21 for the protection actions.

If one LED string is open, its IFBx pin voltage drops, and the boost output voltage is increased by the control loop as it tries to regulate this lower IFBx voltage to the target value (90mV typical). For the normal string, its current is still under regulation but its IFBx voltage increases along with the output voltage. During the process, either the SW voltage reaches its OVP threshold V_{OVP SW} or the normal string's IFBx pin voltage reaches the IFBx OVP threshold V_{OVP FB}, then the protection circuitry will be triggered accordingly.

If both LED strings are open, both IFBx pins' voltages drop to ground, and the boost output voltage is increased by the control loop until reaching the SW OVP threshold V_{OVP SW}, the SW OVP protection circuitry is triggered, and the IC is latched off. Only VIN POR or EN/PWM pin toggling can restart the IC.



One LED diode short in a string is allowed for the TPS61162/3. If one LED diode in a string is short, the normal string's IFBx voltage is regulated to about 90mV, and the abnormal string's IFBx pin voltage will be higher. Normally with only one diode short, the higher IFBx pin voltage does not reach the IFBx OVP threshold V_{OVP FB}, so the protection circuitry will not be triggered.

If more than one LED diodes are short in a string, as the boost loop regulates the normal string's IFBx voltage to 90mV, this abnormal string's IFBx pin voltage is much higher and will reach V_{OVP FB}, then the protection circuitry is triggered.

The SW OVP protection will also be triggered when the forward voltage drop of an LED string exceeds the SW OVP threshold. In this case, the device turns off the switch FET and shuts down.




Figure 20. SW OVP Protection Action




Figure 21. VIFBx OVP Protection Action

Product Folder Links: TPS61162 TPS61163

Submit Documentation Feedback



OVER CURRENT PROTECTION

The TPS61162/3 has a pulse-by-pulse over-current limit. The boost switch turns off when the inductor current reaches this current threshold and it remains off until the beginning of the next switching cycle. This protects the TPS61162/3 and external component under overload conditions.

THERMAL SHUTDOWN

An internal thermal shutdown turns off the device when the typical junction temperature of 160°C is exceeded. The device is released from shutdown automatically when the junction temperature decreases by 15°C.



APPLICATION INFORMATION

INDUCTOR SELECTION

Because the selection of inductor affects power supply's steady state operation, transient behavior, loop stability and the boost converter efficiency, the inductor is one of the most important components in switching power regulator design. There are three specifications most important to the performance of the inductor: inductor value, DC resistance, and saturation current. The TPS61162/3 is designed to work with inductor values from 4.7µH to 10µH to support all applications. A 4.7µH inductor is typically available in a smaller or lower profile package, while a 10µH inductor produces lower inductor ripple. If the boost output current is limited by the overcurrent protection of the IC, using a 10µH inductor may maximize the controller's output current capability. A 22µH inductor can also be used for some applications, such as 6s2p and 7s2p, but may cause stability issue when more than eight WLED diodes are connected per string. Therefore, customers need to verify the inductor in their application if it is different from the values in RECOMMENDED OPERATING CONDITIONS.

Inductor values can have ±20% or even ±30% tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the 0A value depending on how the inductor vendor defines saturation. When selecting an inductor, please make sure its rated current, especially the saturation current, is larger than its peak current during the operation.

Follow Equation 4 to Equation 6 to calculate the inductor's peak current. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage and maximum load current of the application. In order to leave enough design margin, the minimum switching frequency (1MHz for TPS61162/3), the inductor value with -30% tolerance, and a low power conversion efficiency, such as 80% or lower are recommended for the calculation.

In a boost regulator, the inductor DC current can be calculated as Equation 4.

$$I_{DC} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta}$$
(4)

Where

 V_{OUT} = boost output voltage

 I_{OUT} = boost output current

V_{IN} = boost input voltage

 η = boost power conversion efficiency

The inductor current peak to peak ripple can be calculated as Equation 5.

$$I_{PP} = \frac{1}{L \times \left(\frac{1}{V_{OUT} - V_{IN}} + \frac{1}{V_{IN}}\right) \times F_{S}}$$
(5)

Where

I_{PP} = inductor peak-to-peak ripple

L = inductor value

F_S = boost switching frequency

 V_{OUT} = boost output voltage

V_{IN} = boost input voltage

Therefore, the peak current I_P seen by the inductor is calculated with Equation 6.

$$I_{P} = I_{DC} + \frac{I_{PP}}{2} \tag{6}$$

Select an inductor with saturation current over the calculated peak current. If the calculated peak current is larger than the switch MOSFET current limit I_{LIM} , use a larger inductor, such as $10\mu H$, and make sure its peak current is below I_{LIM} .

Submit Documentation Feedback

Copyright © 2013, Texas Instruments Incorporated

Cyntec

5.4 x 5.2 x 1.2



Boost converter efficiency is dependent on the resistance of its current path, the switching losses associated with the switch MOSFET and power diode and the inductor's core loss. The TPS61162/3 has optimized the internal switch resistance, however, the overall efficiency is affected a lot by the inductor's DC Resistance (DCR), Equivalent Series Resistance (ESR) at the switching frequency and the core loss. Core loss is related to the core material and different inductors have different core loss. For a certain inductor, larger current ripple generates higher DCR/ESR conduction losses as well as higher core loss. Normally a datasheet of an inductor does not provide the ESR and core loss information. If needed, consult the inductor vendor for detailed information. Generally, an inductor with lower DCR/ESR is recommended for TPS61162/3 application. However, there is a trade off among inductor's inductance, DCR/ESR resistance, and its footprint; furthermore, shielded inductors typically have higher DCR than unshielded ones. Table 3 lists some recommended inductors for the TPS61162/3. Verify whether the recommended inductor can support your target application by the calculations above as well as bench validation.

Table 3. Recommended Inductors **SATURATION CURRENT PART NUMBER** L (uH) DCR MAX (mΩ) Size (L x W x H mm) **VENDOR** (A) LPS4018-472ML 4.7 125 1.9 4 x 4 x 1.8 Coilcraft LPS4018-682ML 6.8 150 1.3 4 x 4 x 1.8 Coilcraft LPS4018-103ML 10 200 1.3 4 x 4 x 1.8 Coilcraft 5.4 x 5.2 x 1.2 PCMB051B-4R7M 4.7 163 2.7 Cyntec

2.3

SCHOTTKY DIODE SELECTION

PCMB051B-6R8M

The TPS61162/3 demands a low forward voltage, high-speed and low capacitance schottky diode for optimum efficiency. Ensure that the diode average and peak current rating exceeds the average output current and peak inductor current. In addition, the diode's reverse breakdown voltage must exceed the open LED protection voltage. ONSemi MBR0540 and NSR05F40, and Vishay MSS1P4 are recommended for the TPS61162/3.

COMPENSATION CAPACITOR SELECTION

6.8

250

The compensation capacitor C4 (refer to ADDITIONAL APPLICATION CIRCUITS) connected from the COMP pin to GND, is used to stabilize the feedback loop of the TPS61162/3. A 330nF ceramic capacitor for C4 is suitable for most applications. A 470nF is also OK for some applications and customers are suggested to verify it in their applications.

OUTPUT CAPACITOR SELECTION

The output capacitor is mainly selected to meet the requirement for the output ripple and loop stability. A $1\mu F$ to $2.2\mu F$ capacitor is recommended for the loop stability consideration. This ripple voltage is related to the capacitor's capacitance and its equivalent series resistance (ESR). Due to its low ESR, V_{ripple_ESR} could be neglected for ceramic capacitors. Assuming a capacitor with zero ESR, the output ripple can be calculated with Equation 7.

$$V_{ripple} = \frac{(V_{OUT} - V_{IN}) \times I_{OUT}}{V_{OUT} \times F_S \times C_{OUT}}$$
(7)

Where: V_{ripple} = peak-to-peak output ripple. The additional part of ripple caused by the ESR is calculated using V_{ripple} ESR = I_{OUT} x R_{ESR} and can be ignored for ceramic capacitors.

Note that capacitor degradation increases the ripple much. Select the capacitor with 50V rated voltage to reduce the degradation at the output voltage. If the output ripple is too large, change a capacitor with less degradation effect or with higher rated voltage could be helpful.



LAYOUT CONSIDERATION

As for all switching power supplies, especially those providing high current and using high switching frequencies, layout is an important design step. If layout is not carefully done, the regulator could show instability as well as EMI problems. Therefore, use wide and short traces for high current paths. The input capacitor, C1 in ADDITIONAL APPLICATION CIRCUITS, needs to be close to the inductor, as well as the VIN pin and GND pin in order to reduce the input ripple seen by the IC. If possible, choose higher capacitance value for it. If the ripple seen at VIN pin is so large that it affects the boost loop stability or internal circuits operation, R2 and C3 are recommended to filter and decouple the noise. In this case, C3 should be placed as close as possible to the VIN and GND pins. The SW pin carries high current with fast rising and falling edges. Therefore, the connection between the SW pin to the inductor and schottky diode should be kept as short and wide as possible. The trace between schottky diode and the output capacitor C2 should also be as short and wide as possible. It is also beneficial to have the ground of the output capacitor C2 close to the GND pin since there is a large ground return current flowing between them. When laying out signal grounds, it is recommended to use short traces separated from power ground traces, and connect them together at a single point close to the GND pin.

Product Folder Links: TPS61162 TPS61163

Submit Documentation Feedback



ADDITIONAL APPLICATION CIRCUITS




Figure 22. TPS61162/3 Typical Application (PWM interface enabled, EN pin can be used to enable or disable the IC)




Figure 23. TPS61162/3 Typical Application (PWM interface enabled, EN pin connected to VIN, only PWM signal is used to enable or disable the IC)






Figure 24. TPS61162/3 Typical Application (1-wire digital interface enabled, PWM pin can be used to enable or disable the IC)




Figure 25. TPS61162/3 Typical Application (1-wire digital interface enabled, PWM pin connected to VIN, only EN signal is used to enable or disable the IC)



REVISION HISTORY

Changes from Original (January 2013) to Revision A					
Changes to the Product Preview device	1				
Changes from Revision A (February 2013) to Revision B	Page				
Initial release of the device	1				



PACKAGE OPTION ADDENDUM

16-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
TPS61162YFFR	ACTIVE	DSBGA	YFF	9	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 150	TPS 61162	Samples
TPS61163YFFR	ACTIVE	DSBGA	YFF	9	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 150	TPS 61163	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61162YFFR	DSBGA	YFF	9	3000	180.0	8.4	1.45	1.45	8.0	4.0	8.0	Q1
TPS61163YFFR	DSBGA	YFF	9	3000	180.0	8.4	1.45	1.45	0.8	4.0	8.0	Q1

www.ti.com 8-Apr-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS61162YFFR	DSBGA	YFF	9	3000	210.0	185.0	35.0	
TPS61163YFFR	DSBGA	YFF	9	3000	210.0	185.0	35.0	



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- NanoFree™ package configuration.

⚠ The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.

- Reference Product Data Sheet for array population.
- 3 x 3 matrix pattern is shown for illustration only. F. This package contains Pb-free balls.

NanoFree is a trademark of Texas Instruments




PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jun-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61163YFFR	DSBGA	YFF	9	3000	180.0	8.4	1.45	1.45	8.0	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jun-2013



*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	TPS61163YFFR	DSBGA	YFF	9	3000	210.0	185.0	35.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>