



**[www.ti.com](http://www.ti.com)** SLWS225B –DECEMBER 2010–REVISED MAY 2011

## **Direct Downconversion Receiver**

**Check for Samples: [TRF371109](http://focus.ti.com/docs/prod/folders/print/trf371109.html#samples)**

- 
- 
- 
- 
- 
- 
- 
- 
- 

- **Multicarrier Wireless Infrastructure**
- **WiMAX**
- **High-Linearity Direct-Downconversion Receiver**
- **LTE (Long Term Evolution)**

## **<sup>1</sup>FEATURES DESCRIPTION**

**<sup>2</sup>** The TRF371109 is a highly linear direct-conversion • **Frequency Range: 300 MHz to 1700 MHz** quadrature receiver. The TRF371109 integrates **Integrated Baseband Programmable Gain**<br> **Amplifier** balanced I and Q mixers, LO buffers, and phase<br> **On-Chip Programmable Baseband Filter** baseband. The on-chip programmable gain amplifiers<br> **CON-Chip Programmable Baseban** • **On-Chip Programmable Baseband Filter** baseband. The on-chip programmable gain amplifiers allow adjustment of the output signal level without the • **High Cascaded IP3: 27 dBm at 900 MHz** need for external variable gain (attenuator) devices. • **High IP2: <sup>68</sup> dBm at <sup>900</sup> MHz** The TRF371109 integrates programmable baseband **low-pass filters that attenuate nearby interference,** eliminating the need for an external baseband filter. • **Three-Wire Serial Interface**

• **Single Supply: 4.5-V to 5.5-V Operation** Housed in a 7-mm × 7-mm VQFN package, the TRF371109 provides the smallest and most • **Silicon Germanium Technology** integrated high-performance equipment. **APPLICATIONS**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas ÆΝ Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



### SLWS225B –DECEMBER 2010–REVISED MAY 2011 **[www.ti.com](http://www.ti.com)**

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **AVAILABLE DEVICE OPTIONS(1)**



(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the device product folder at [www.ti.com.](http://www.ti.com)



## **FUNCTIONAL DIAGRAM**



### **ABSOLUTE MAXIMUM RATINGS**

Over operating free-air temperature range (unless otherwise noted).<sup>(1)</sup>



(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

## **RECOMMENDED OPERATING CONDITIONS**

Over operating free-air temperature range (unless otherwise noted).



## **THERMAL CHARACTERISTICS**

Over recommended operating free-air temperature range (unless otherwise noted).



(1) Determined using JEDEC standard JESD-51 with high-K board

(2) 16 layers, high-K board

## **THERMAL INFORMATION**



(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

EXAS **STRUMENTS** 

## **ELECTRICAL CHARACTERISTICS**

At  $V_{CC} = 5$  V, LO power = 0 dBm, and  $T_A = +25$ °C, unless otherwise noted.



(1) Two consecutive gain settings.

(2) Two CW tones at an offset from LO frequency smaller than the baseband-filter cutoff frequency. Performance is set by baseband circuitry regardless of LO frequency.

(3) Single CW tone at an offset from LO frequency smaller than the baseband-filter cutoff frequency. Performance is set by baseband circuitry regardless of LO frequency.

(4) Baseband low-pass filter cutoff frequency is programmable through SPI register LPFADJ. LPFADJ = 0 corresponds to max bandwidth; LPFADJ = 255 corresponds to minimum BW.

(5) Filter Ctrl setting equal to 0.

(6) Attenuation relative to passband gain.

(7) The typical value for this parameter is the load impedance that the device is able to drive.

(8) LO frequency set to 900 MHz. Power-in set to –40 dBm. Gain setting at 24. DC offset calibration engaged. Input signal set at 2.5-MHz offset.

(9) LO power outside of this range is possible but may introduce degraded performance.



**[www.ti.com](http://www.ti.com)** SLWS225B –DECEMBER 2010–REVISED MAY 2011

## **ELECTRICAL CHARACTERISTICS (continued)**

At  $V_{CC}$  = 5 V, LO power = 0 dBm, and  $T_A$  = +25°C, unless otherwise noted.



(10) For broadband frequency sweeps, the Picosecond balun (model #5310A) is used at the RF and LO input. For frequency bands between 600 MHz and 1250 MHz, the Murata balun LDB21897M005C-001 is used. Performance parameters adjusted for balun insertion loss. Recommended baluns for respective frequency band are listed:

700 MHz and 900 MHz: Murata LDB21897M005C-001 (or equivalent)

1740 MHz: Murata LDB211G8005C-001 (or equivalent)

1950 MHz: Murata LDB211G9005C-001 (or equivalent)

2025 MHz: Murata LDB211G9005C-001 (or equivalent)

2500 MHz: Murata LDB212G4005C-001 (or equivalent)

3500 MHz: Johanson 3600BL14M050E (or equivalent)

(11) Gain defined as voltage gain from  $MIX_{IN} (V_{RMS})$  to either baseband output: BBI/Q<sub>OUT</sub> (V<sub>RMS</sub>)

(12) Two CW tones of –30 dBm at f $_{\mathsf{RF1}}$  = f<sub>LO</sub> ±(2  $\bullet$  f<sub>c</sub>) and f $_{\mathsf{RF2}}$ = f<sub>LO</sub> ±[(4  $\bullet$  f<sub>c</sub>) + 100 kHz]; f<sub>c</sub> = Baseband filter 1-dB cutoff frequency.

(13) Because the two-tone interference sources are outside of the baseband filter bandwidth, the results are inherently independent of the gain setting. Intermodulation parameters are recorded at maximum gain setting, where measurement accuracy is best.

(14) Two CW tones at –30 dBm at f $_{\sf{RF1}}$  = f<sub>LO</sub> ±(2  $\bullet$  f<sub>c</sub>) and f $_{\sf{RF2}}$ = f<sub>LO</sub> ±[(2  $\bullet$  f<sub>c</sub>) + 100 kHz]; IM2 product measured at 100-kHz output frequency.  $f_C$  = Baseband filter 1-dB cutoff frequency.

### **TIMING REQUIREMENTS**

At  $V_{CC} = 5$  V, LO power = 0 dBm, and  $T_A = +25^{\circ}C$  (unless otherwise noted).



### **DEVICE INFORMATION**

## **PIN ASSIGNMENTS**





#### **[www.ti.com](http://www.ti.com)** SLWS225B –DECEMBER 2010–REVISED MAY 2011

### **PIN FUNCTIONS**



## **TYPICAL CHARACTERISTICS**

At  $V_{CC} = 5$  V, LO power = 0 dBm, and  $T_A = +25^\circ C$ , using balun Murata LDB21897M005C-001 (unless otherwise noted).



(1) Measured with broadband Picosecond 5310A balun on the LO input and single ended connection on the RF input. Performance gain adjusted for the 3-dB differential to single-ended insertion loss.

(2) Performance ripple because of impedance mismatch on the RF input.

(3) Measured with the maximum baseband gain (BB gain) setting, unless otherwise noted.

(4) Measured with broadband Picosecond 5310A balun on the LO input and RF input. Balun insertion loss is compensated for in the measurement.

(5) Out-of-band intercept point is defined with tones that are at least two times farther out than the programmed LPF corner frequency that generate an intermodulation tone that falls inside the LPF passband.

(6) Out-of-band intercept point depends on the demodulator performance and not the baseband circuitry; the measurement is taken at max gain but is valid across all PGA settings.

(7) Measured with filter in bypass mode to characterize the passband circuitry across baseband frequencies.

(8) Data taken with LO frequency = 900 MHz.

(9) Normalized gain.

(10) Relative to the low frequency offset group delay in bypass mode.

(11) Idet set to 50 µA; RF signal is off; LO at 2.4 GHz at 0 dBm; Det filter set to 1 kHz; Clk Div set to 1024.

(12) In-band tone set to 1 MHz; out-of-band jammer tone set to specified relative offset ratio from the programmed corner frequency. Jammer tone is increased until in-band tone compresses 1 dB.



#### **[www.ti.com](http://www.ti.com)** SLWS225B –DECEMBER 2010–REVISED MAY 2011



#### **TYPICAL CHARACTERISTICS**

At  $V_{CC}$  = 5 V, LO power = 0 dBm, and  $T_A$  = +25°C, using balun Murata LDB21897M005C-001 (unless otherwise noted).

<span id="page-8-0"></span>











<span id="page-8-1"></span>



<span id="page-8-2"></span>

XAS **RUMENTS** 

SLWS225B –DECEMBER 2010–REVISED MAY 2011 **[www.ti.com](http://www.ti.com)**



<span id="page-9-0"></span>At  $V_{CC} = 5$  V, LO power = 0 dBm, and  $T_A = +25^\circ C$ , using balun Murata LDB21897M005C-001 (unless otherwise noted).



<span id="page-10-0"></span>

**RUMENTS** 



XAS **RUMENTS** 

SLWS225B –DECEMBER 2010–REVISED MAY 2011 **[www.ti.com](http://www.ti.com)**



<span id="page-11-0"></span>At  $V_{CC} = 5$  V, LO power = 0 dBm, and  $T_A = +25^\circ C$ , using balun Murata LDB21897M005C-001 (unless otherwise noted).



**[www.ti.com](http://www.ti.com)** SLWS225B –DECEMBER 2010–REVISED MAY 2011

<span id="page-12-0"></span>

XAS **RUMENTS** 

SLWS225B –DECEMBER 2010–REVISED MAY 2011 **[www.ti.com](http://www.ti.com)**

<span id="page-13-0"></span>



**[www.ti.com](http://www.ti.com)** SLWS225B –DECEMBER 2010–REVISED MAY 2011

<span id="page-14-0"></span>

**EXAS ISTRUMENTS** 

<span id="page-15-1"></span><span id="page-15-0"></span>



**[www.ti.com](http://www.ti.com)** SLWS225B –DECEMBER 2010–REVISED MAY 2011

<span id="page-16-0"></span>

XAS **RUMENTS** 

SLWS225B –DECEMBER 2010–REVISED MAY 2011 **[www.ti.com](http://www.ti.com)**



<span id="page-17-0"></span>At  $V_{CC} = 5$  V, LO power = 0 dBm, and  $T_A = +25^\circ C$ , using balun Murata LDB21897M005C-001 (unless otherwise noted).



**[www.ti.com](http://www.ti.com)** SLWS225B –DECEMBER 2010–REVISED MAY 2011

<span id="page-18-0"></span>

XAS **STRUMENTS** 

SLWS225B –DECEMBER 2010–REVISED MAY 2011 **[www.ti.com](http://www.ti.com)**



<span id="page-19-0"></span>At  $V_{CC} = 5$  V, LO power = 0 dBm, and  $T_A = +25^\circ C$ , using balun Murata LDB21897M005C-001 (unless otherwise noted).



**[www.ti.com](http://www.ti.com)** SLWS225B –DECEMBER 2010–REVISED MAY 2011

<span id="page-20-0"></span>

**XAS RUMENTS** 

SLWS225B –DECEMBER 2010–REVISED MAY 2011 **[www.ti.com](http://www.ti.com)**

 $\rm V_{CC}$  = 4.5 V  $\rm V_{CC}$  = 5 V  $\rm V_{CC}$  = 5.5 V  $\rm V_{CC}$  = 4.5 V  $V_{\rm CC}$  = 5 V  $\rm V_{CC}$  = 5.5 V 600 800 1000 1100 1200 LO Frequency (MHz) 700 900 See Notes (4) and (5) 100 90 80 70 60 50 40 30 IIP2 (dB) **Q** 100 90 80 70 60 50 40 30 IIP2 (dB) **I** LO Frequency (MHz) 600 800 1000 1100 1200 700 900 **IIP2 vs LO FREQUENCY Figure 21.**

## **TYPICAL CHARACTERISTICS (continued)**

<span id="page-21-0"></span>At  $V_{CC} = 5$  V, LO power = 0 dBm, and  $T_A = +25$ °C, using balun Murata LDB21897M005C-001 (unless otherwise noted).



**[www.ti.com](http://www.ti.com)** SLWS225B –DECEMBER 2010–REVISED MAY 2011

<span id="page-22-0"></span>

XAS **TRUMENTS** 

SLWS225B –DECEMBER 2010–REVISED MAY 2011 **[www.ti.com](http://www.ti.com)**



<span id="page-23-0"></span>At  $V_{CC} = 5$  V, LO power = 0 dBm, and  $T_A = +25$ °C, using balun Murata LDB21897M005C-001 (unless otherwise noted).









<span id="page-24-2"></span><span id="page-24-1"></span><span id="page-24-0"></span>

Texas **ISTRUMENTS** 

<span id="page-25-3"></span><span id="page-25-2"></span><span id="page-25-1"></span><span id="page-25-0"></span>

G041

**[www.ti.com](http://www.ti.com)** SLWS225B –DECEMBER 2010–REVISED MAY 2011



#### **TYPICAL CHARACTERISTICS (continued)**

At  $V_{CC} = 5$  V, LO power = 0 dBm, and  $T_A = +25^{\circ}$ C, using balun Murata LDB21897M005C-001 (unless otherwise noted).





**IMAGE REJECTION vs BB FREQUENCY OFFSET**

**RELATIVE LPF GROUP DELAY vs FREQUENCY OFFSET**

<span id="page-26-0"></span>



 $\overline{0}$ 

**OUT-OF-BAND P1dB vs RELATIVE OFFSET MULTIPLIER TO CORNER FREQUENCY**



**Figure 40. Figure 41.**

<span id="page-26-1"></span>**Figure 38. Figure 39. DC OFFSET LIMIT vs TEMPERATURE** 60 See Note 9 40 DC Offset Limit (mV) DC Offset Limit (mV) 20 0 -20 -40

Temperature (°C) -45 -35 -25 -15 -5 5 15 25 35 45 55 65 75 85

 $-60$   $-45$   $-35$   $-25$   $-15$ 

 $G042$ 



## **REGISTER INFORMATION**

### <span id="page-27-1"></span>**SERIAL INTERFACE PROGRAMMING REGISTERS DEFINITION**

<span id="page-27-2"></span>The TRF371109 features a three-wire serial programming interface (SPI) that controls an internal 32-bit shift register. There are three signals that must be applied: CLOCK (pin 48), serial DATA (pin 47), and STROBE (pin 46). DATA (DB0–DB31) is loaded LSB-first and is read on the rising edge of CLOCK. STROBE is asynchronous to CLOCK, and at its rising edge the data in the shift register is loaded into the selected internal register. The first two bits (DB0–DB1) are the address to select the available internal registers.

#### **READBACK Mode**

The TRF371109 implements the capability to read back the content of the serial programming interface registers. In addition, it is possible to read back the status of the internal DAC registers that are automatically set after an auto dc-offset calibration. Each readback is composed by two phases: writing followed by the actual reading of the internal data (refer to [Figure](#page-27-0) 42).

During the writing phase, a command is sent to the TRF371109 to set it in readback mode and to specify which register is to be read. In the proper reading phase, at each rising clock edge, the internal data is transferred into the READBACK pin and can be read at the following falling edge (LSB first). The first clock after LE goes high (end of writing cycle) is idle, and the following 32 clock pulses transfer the internal register content to the READBACK pin.



**Figure 42. Serial Programming Timing Diagram**

<span id="page-27-0"></span>[Table](#page-28-0) 1 shows the register summary. [Table](#page-28-1) 2 through [Table](#page-31-0) 6 list the device setup information for Register 1 to Register 5, respectively. [Table](#page-32-0) 7 lists the device setup for Register 0.



# **[www.ti.com](http://www.ti.com)** SLWS225B –DECEMBER 2010–REVISED MAY 2011



<span id="page-28-0"></span>

(1) Register 4 is not used.

## **Table 2. Register 1 Device Setup**

<span id="page-28-1"></span>

Copyright © 2010–2011, Texas Instruments Incorporated Companies Copyright Occumentation Feedback 29

**EXAS STRUMENTS** 



**Table 2. Register 1 Device Setup (continued)**

<span id="page-29-0"></span>**EN\_FLT\_B0/1:** These bits control the bandwidth of the detector used to measure the dc offset during the automatic calibration. There is an RC filter in front of the detector that can be fully bypassed. EN\_FLT\_B0 controls the resistor (bypass = 1), while EN\_FLT\_B1 controls the capacitor (bypass = 1). The typical 3-dB cutoff frequencies of the detector bandwidth are summarized in [Table](#page-29-0) 3 (see the Application [Information](#page-34-0) section for more detail on the dc offset calibration and the detector bandwidth).

#### **Table 3. Detector Bandwidth Settings**









**[www.ti.com](http://www.ti.com)** SLWS225B –DECEMBER 2010–REVISED MAY 2011

## **Table 4. Register 2 Device Setup (continued)**



## **Table 5. Register 3 Device Setup**





### **Table 5. Register 3 Device Setup (continued)**

**I/Q Mixer Load A/B:** these bits adjust the load on the mixer output. All values should be 0. No modification is necessary.

**Register 4:** No programming required for Register 4.

#### **Table 6. Register 5 Device Setup**

<span id="page-31-0"></span>



**[www.ti.com](http://www.ti.com)** SLWS225B –DECEMBER 2010–REVISED MAY 2011

## **Table 6. Register 5 Device Setup (continued)**



#### **Readback (Write Command)**



### **Reg 0:DAC/Device ID Readback**



#### **Table 7. Register 0 Device Setup (Read-Only)**

<span id="page-32-0"></span>



## **Table 7. Register 0 Device Setup (Read-Only) (continued)**







<span id="page-34-0"></span>

## **APPLICATION INFORMATION**

### **Gain Control**

The TRF371109 integrates a baseband programmable gain amplifier (PGA) that provides 24 dB of gain range with 1-dB steps. The PGA gain is controlled through SPI by a 5-bit word (register 1 bits<12,16>). Alternatively, the PGA can be programmed by a combination of five bits programmed through the SPI and three parallel external bits (pins Gain\_B2, Gain\_B1, Gain\_B0). The external bits are used to reduce the PGA setting quickly without having to reprogram the SPI registers. The fast gain control multiplier bit (register 1, bit 28) sets the step size of each bit to either 1 dB or 2 dB. This configuration allows a fast gain reduction of 0 dB to 7 dB in 1-dB steps or 0 dB to 14 dB in 2-dB steps.

The PGA gain control word (BBgain<0,4>) can be programmed to a setting between 0 and 24. This word is the SPI programmed gain (register 1 bits<12,16>) minus the parallel external three bits, as shown in [Figure](#page-34-1) 43. Note that the PGA gain setting rails at 0 and does not go any lower. Typical applications set the nominal PGA gain setting to 17 and use the fast gain control bits to protect the analog-to-digital converter (ADC) in the event of a strong input jammer signal.



**Figure 43. PGA Gain Control Word**

<span id="page-34-1"></span>For example, if a PGA gain setting of 19 is desired, then the SPI can be programmed directly to a value of 19. Alternatively, the SPI gain register can be programmed to 24 and the parallel external bits set to '101' (binary), corresponding to 5-dB reduction.

## <span id="page-34-3"></span>**Automated DC Offset Calibration**

<span id="page-34-4"></span><span id="page-34-2"></span>The TRF371109 provides an automatic calibration procedure for adjusting the dc offset in the baseband I/Q paths. The internal calibration requires a clock in order to function. The TRF371109 can use the internal relaxation oscillator or the external SPI clock. Using the internal oscillator is the preferred method, which is selected by setting the Cal Sel Clk (register 2, bit 28) to '1'. The internal oscillator frequency is set through the Osc\_Trim bits (register 2, bits <29,31>). The oscillator frequency is detailed in [Table](#page-34-2) 8.





The default settings of these registers correspond to a 900-kHz oscillator frequency. This frequency is sufficient for auto calibration and does not need to be modified.

#### Copyright © 2010–2011, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLWS225B&partnum=TRF371109) Feedback 35

<span id="page-35-0"></span>The output full-scale range of the internal dc offset correction digital-to-analog converters (DACs) is programmable (IDET\_B<0,1, register 2 bit<22,23>). The range is shown in [Table](#page-35-0) 9.



**Table 9. DC Offset Correction DAC Programmable Range**

The I- and Q-channel output maximum dc offset correction range can be calculated by multiplying the values in [Table](#page-35-0) 9 by the baseband PGA gain. The LSB of the digital correction depends on the programmed maximum correction range. For optimum resolution and best correction. the dc offset DAC range should be set to 10 mV for both the I- and Q-channels with the PGA gain set for the nominal condition. The dc offset correction DAC output is affected by changes in the PGA gain; if the initial calibration yields optimum results, however, then PGA gain adjustment during normal operation does not significantly impair the dc offset balance. For example, if the optimized calibration yields a dc offset balance of 2 mV at a gain setting of 17, then the dc offset maintains a balance of less than 10 mV as the gain is adjusted  $\pm 7$  dB.

The dc offset correction DACs are programmed from the internal registers when the AUTO\_CAL bit (register 2, bit 24) is set to '1'. At start-up, the internal registers are loaded at half-scale, corresponding to a decimal value of 128. The auto calibration is initiated by toggling the EN\_AUTOCAL bit (register 2, bit 5) to '1'. When the calibration is complete, this bit automatically resets to '0'. During calibration, the RF Local Oscillator (LO) must be applied.

The dc offset DAC state is stored in the internal registers and maintained as long as the power supply remains on, or until a new calibration begins.

The required clock speed for the optimum calibration is determined by the internal detector behavior (integration bandwidth, gain, and sensitivity). The input bandwidth of the detector can be adjusted by changing the cutoff frequency of the RC low-pass filter (LPF) in front of the detector (register 1, bits 25-26). EN\_FLT\_B0 controls the resistor (bypass = '1') and EN\_FLT\_B1 controls the capacitor (bypass = '1'). The typical 3-dB cutoff frequencies of the detector bandwidth are summarized in [Table](#page-29-0) 3. The clock speed can be slowed down by selecting a clock divider ratio (register 2, bits 25-27).

The detector has more averaging time the slower the clock; therefore, it can be desirable to slow down the clock speed for a given condition to achieve optimum results. For example, if there is no RF present on the RF input port, the detection filter can be left wide (10 MHz) and the clock divider can be left at divide-by-1. The auto calibration yields a dc offset balance between the differential baseband output ports (I and Q) that is less than 15 mV. Some minor improvement may be obtained by increasing the averaging of the detector through increasing the clock divider up to 256.

On the other hand, if there is a modulated RF signal present at the input port, it is desirable to reduce the detector bandwidth to filter out most of the modulated signal. The detector bandwidth can be set to a 1-kHz corner frequency. With the modulated signal present and with the detection bandwidth reduced, additional averaging is required to get the optimum results. A clock divider setting of 1024 yields optimum results.

Of course, an increase in the averaging is possible by increasing the clock divider at the expense of a longer converging time. The convergence time can be calculated by the following:

$$
\tau_c = \frac{(Auto\_Cal\_Clk\_Cycles) \times (Clk\_Divider)}{Osc\_Freq}
$$

(1)

For the case with a clock divider of 1024 and with the nominal oscillator frequency of 900 kHz, the convergence time is:

$$
\tau_c = \frac{(9) \times (1024)}{900 \text{ kHz}} = 10.24 \text{ ms}
$$

(2)



#### **Alternate Method for Adjusting DC Offset**

The internal registers that control the internal dc current DAC are accessible through the SPI and provide a user-programmable method for implementing the dc offset calibration. To employ this option, the CAL\_SEL bit must be set to '0'. During this calibration, an external instrument monitors the output dc offset between the I/Q differential outputs and programs the internal registers (IDAC\_BIT<0,7> and QDAC\_BIT<0,7> bits) to cancel the dc offset.

#### **PCB Layout Guidelines**

The TRF371109 device is fitted with a ground slug on the back of the package that must be soldered to the printed circuit board (PCB) ground with adequate ground vias to ensure good thermal and electrical connections. The recommended via pattern and ground pad dimensions are shown in [Figure](#page-36-0) 44. The recommended via diameter is 8 mils (0.2 mm). The ground pins of the device can be directly tied to the ground slug pad for a low-inductance path to ground. Additional ground vias may be added if space allows. The no-connect (NC) pins can also be tied to the ground plane.

Decoupling capacitors at each of the supply pins are recommended. The high-frequency decoupling capacitors for the RF mixers (VCCMIX) should be placed close to the respective pins. The value of the capacitor should be chosen to provide a low-impedance RF path to ground at the frequency of operation. Typically, this value is approximately 10 pF or lower. The other decoupling capacitors at the other supply pins should be kept as close as possible to the respective pins.

The device exhibits symmetry with respect to the quadrature output paths. It is recommended that the PCB layout maintain that symmetry in order to ensure that the quadrature balance of the device is not impaired. The I/Q output traces should be routed as differential pairs and the respective lengths all kept equal to each other. Decoupling capacitors for the supply pins should be kept symmetrical where possible. The RF differential input lines related to the RF input and the LO input should also be routed as differential lines with the respective lengths kept equal. If an RF balun is used to convert a single-ended input to a differential input, then the RF balun should be placed close to the device. Implement the RF balun layout according to the manufacturer guidelines to provide best gain and phase balance to the differential outputs. On the RF traces, maintain proper trace widths to keep the characteristic impedance of the RF traces at a nominal 50 Ω.



<span id="page-36-0"></span>**Figure 44. PCB Layout Guidelines**

### **Application Schematic**

[Figure](#page-37-0) 45 shows the typical application schematic. The RF bypass capacitors and coupling capacitors on the supply pins should be adjusted to provide the best high-frequency bypass based on the frequency of operation.



#### **Figure 45. TRF371109 Application Schematic**

<span id="page-37-0"></span>The RF input port and the RF LO port require differential input paths. Single-ended RF inputs to these ports can be converted with an RF balun that is centered at the band of interest. Linearity performance of the TRF371109 depends on the amplitude and phase balance of the RF balun; therefore, care should be taken with the selection of the balun device and with the RF layout of the device. The recommended RF balun devices are listed in [Table](#page-37-1) 10.

<span id="page-37-1"></span>

#### **Table 10. RF Balun Devices**



#### **ADC Interface**

The TRF3711 has an integrated ADC driver buffer that allows direct connection to an ADC without additional active circuitry. The common-mode voltage generated by the ADC can be directly supplied to the TRF3711 through the VCM pin (pin 24). Otherwise, a nominal common-mode voltage of 1.5 V should be applied to that pin. The TRF3711 device can operate with a common-mode voltage from 1.5 V to 2.8 V without any negative imact on the output performance. [Figure](#page-38-0) 46 illustrates the degradation of the output compression point as the common-mode voltage exceeds those values.



**Figure 46. P1dB Performance vs. Common Mode Voltage**

### <span id="page-38-0"></span>**Application for a High-Performance RF Receiver Signal Chain**

The TRF371109 is the centerpiece component of a high-performance, direct-downconversion receiver. This device is a highly-integrated, direct-downconversion demodulator that requires minimal additional devices to complete the signal chain. A signal chain block diagram example is shown in [Figure](#page-38-1) 47.



**Figure 47. Block Diagram of Direct Downconvert Receiver**

<span id="page-38-1"></span>The lineup requires a low-noise amplifier (LNA) that operates at the frequency of interest with typical 1- to 2-dB noise figure (NF) performance. An RF bandpass filter (BPF) is selected at the frequency band of interest to prevent unwanted signals and images outside the band from reaching the demodulator. The TRF371109 incorporates the direct downconvert demodulation, baseband filtering, and baseband gain-control functions. An external synthesizer, such as the [TRF3761,](http://focus.ti.com/docs/prod/folders/print/trf3761-a.html) provides the LO source to the TRF371109. The differential outputs of the TRF3761 directly match with the LO input of the TRF371109. The quadrature outputs (I/Q) of the TRF371109 directly drive the input to the ADC. A dual ADC such as the [ADS5232](http://focus.ti.com/docs/prod/folders/print/ads5232.html) 12-bit, 65-MSPS ADC matches perfectly with the differential I/Q output of the TRF371109. In addition, the common-mode output voltage generated by the ADS5232 is fed directly into the common-mode ports (pin 24) to ensure that the optimum dynamic range of the ADC is maintained.

Copyright © 2010–2011, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLWS225B&partnum=TRF371109) Feedback 39

## **EVALUATION TOOLS**

An evaluation module is available to test the TRF371109 performance. The TRF371109EVM can be configured with different baluns to enable operation in various frequency bands. The [TRF371109EVM](http://focus.ti.com/docs/toolsw/folders/print/trf371109evm.html) is available for purchase through the Texas Instruments web site at [www.ti.com.](http://www.ti.com)

## **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### **Changes from Revision A (March, 2011) to Revision B Page**

Updated [Automated](#page-34-3) DC Offset Calibration section with correct information about the dc Offset Correction DACs .......... [35](#page-34-4)







www.ti.com 24-Jan-2013

## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

## **TAPE AND REEL INFORMATION**

### **REEL DIMENSIONS**

**TEXAS**<br>SINSTRUMENTS





#### **TAPE DIMENSIONS**





# TAPE AND REEL INFORMATION

\*All dimensions are nominal



TEXAS<br>INSTRUMENTS

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 16-Feb-2012



\*All dimensions are nominal



## **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MO-220.



#### RGZ (S-PVQFN-N48) PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.







RGZ (S-PVQFN-N48)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: All linear dimensions are in millimeters. A.

- This drawing is subject to change without notice.  $B_{\rm{eff}}$
- Publication IPC-7351 is recommended for alternate designs.  $C.$
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.



Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated