SMMS686A – AUGUS<u>T 1997 – REVISED FEBRUARY 1998</u>

- Organization . . . 4194304 × 72 Bits
- Single 3.3-V Power Supply (±10% Tolerance)
- JEDEC 168-Pin Dual-In-Line Memory Module (DIMM) With Buffer for Use With Socket
- TM4EP72xxB-xx Uses Eighteen 16M-Bit High-Speed (4M×4-Bit) Dynamic Random Access Memories (DRAMs)
- High-Speed, Low-Noise LVTTL Interface
- High-Reliability Plastic 26-Lead 300-Mil-Wide Surface-Mount Small-Outline J-Lead (SOJ) Package (DJ Suffix) and 26-Lead 300-Mil-Wide Surface-Mount Thin Small-Outline Package (TSOP) (DGA Suffix)
- Intended for Workstation/Server Applications

- Long Refresh Periods:
 - TM4EP72CxB: 64 ms (4096 Cycles)
 - TM4EP72BxB: 32 ms (2048 Cycles)
- 3-State Output
- Extended-Data-Out (EDO) Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh
- Ambient Temperature Range 0°C to 70°C
- Gold-Plated Contacts
- Performance Ranges

	ACCESS	ACCESS	ACCESS	EDO
	TIME	TIME	TIME	CYCLE
	^t RAC (MAX)	tCAC (MAX)	t _{AA} (MAX)	tHPC (MIN)
'4EP72xxB-50	50 ns	13 ns	25 ns	20 ns
'4EP72xxB-60	60 ns	15 ns	30 ns	25 ns
'4EP72xxB-70	70 ns	18 ns	35 ns	30 ns

description

The TM4EP72BxB is a 32M-byte, 168-pin, buffered, dual-in-line memory module (DIMM). The DIMM is composed of eighteen TMS427409A, 4194304×4 -bit 2K refresh EDO DRAMs, each in a 300-mil, 26-lead plastic TSOP (DGA suffix) or SOJ package (DJ suffix), and two SN74LVT162244 16-bit buffers, each in a 48-lead plastic TSOP mounted on a substrate with decoupling capacitors. See the TMS427409A data sheet (literature number SMKS893).

The TM4EP72CxB is a 32M-byte, 168-pin, buffered DIMM. The DIMM is composed of eighteen TMS426409A, 4194304 × 4-bit 4K refresh EDO DRAMs, each in a 300-mil, 26-lead plastic TSOP (DGA suffix) or SOJ package (DJ suffix), and two 16-bit buffers mounted on a substrate with decoupling capacitors. See the TMS427409A data sheet (literature number SMKS893).

These modules are intended for multimodule workstation/server applications where buffering is needed for address and control signals. Two copies of address 0 (A0 and B0) are defined to allow maximum performance for 4-byte applications which interleave between two 4-byte banks. A0 is common to the DRAMs used for DQ0–DQ31, while B0 is common to the DRAMs used for DQ32–DQ63.

operation


The TM4EP72xxB operates as eighteen TMS42x409As that are connected as shown in the TM4EP72xxB functional block diagram.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SMMS686A - AUGUST 1997 - REVISED FEBRUARY 1998



PIN NOMENC	PIN NOMENCLATURE – TM4EP72BxB							
A[0:10]	Row-Address Inputs							
A[0:10]	Column-Address Inputs							
B0	Addr0 for Bank 2 Devices							
DQ[0:63]	Data In/Data Out							
CB[0:7]	Check Bit In/Check Bit Out							
ID[0:1]	ID Pins							
CAS0 and CAS4	Column-Address Strobe							
RAS0 and RAS2	Row-Address Strobe							
WE0 and WE2	Write Enable							
OE0 and OE2	Output Enable							
PD[1:8]	Presence Detect							
PDE	Presence Detect Enable							
NC	No-Connect Pin							
V_{DD}	3.3-V Supply							
V_{SS}	Ground							

PIN NOMENO	CLATURE – TM4EP72CxB
A[0:11] A[0:9] B0 DQ[0:63] CB[0:7] ID[0:1] CAS0 and CAS4 RAS0 and RAS2 WE0 and WE2 OE0 and OE2 PD[1:8] PDE NC VDD VSS	Row-Address Inputs Column-Address Inputs Addr0 for Bank 2 Devices Data In/Data Out Check Bit In/Check Bit Out ID Pins Column-Address Strobe Row-Address Strobe Write Enable Output Enable Presence Detect Presence Detect Enable No-Connect Pin 3.3-V Supply Ground

PRE	SENCE DE	TECT	
PIN	- 50	- 60	- 70
PD1	1	1	1
PD2	1	1	1
PD3	0	0	0
PD4	1	1	1
PD5	1	1	1
PD6	0	1	0
PD7	0	1	1
PD8	0	0	0
ID0	0	0	0
ID1	0	0	0

TM4EP72BPB, TM4EP72BJB, 4194304 BY 72-BIT TM4EP72CPB, TM4EP72CJB 4194304 BY 72-BIT EXTENDED-DATA-OUT BUFFERED DYNAMIC RAM MODULES SMMS686A - AUGUST 1997 - REVISED FEBRUARY 1998

Pin Assignments

	PIN		PIN	I	PIN		PIN
NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME
1	V _{SS}	43	V _{SS}	85	V _{SS}	127	V _{SS}
2	DQ0	44	OE2	86	DQ32	128	NC
3	DQ1	45	RAS2	87	DQ33	129	NC
4	DQ2	46	CAS4	88	DQ34	130	NC
5	DQ3	47	NC	89	DQ35	131	NC
6	V_{DD}	48	WE2	90	V_{DD}	132	PDE
7	DQ4	49	V_{DD}	91	DQ36	133	V_{DD}
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	CB2	94	DQ39	136	CB6
11	DQ8	53	CB3	95	DQ40	137	CB7
12	VSS	54	V_{SS}	96	V _{SS}	138	V_{SS}
13	DQ9	55	DQ16	97	DQ41	139	DQ48
14	DQ10	56	DQ17	98	DQ42	140	DQ49
15	DQ11	57	DQ18	99	DQ43	141	DQ50
16	DQ12	58	DQ19	100	DQ44	142	DQ51
17	DQ13	59	V_{DD}	101	DQ45	143	V_{DD}
18	V_{DD}	60	DQ20	102	V_{DD}	144	DQ52
19	DQ14	61	NC	103	DQ46	145	NC
20	DQ15	62	NC	104	DQ47	146	NC
21	CB0	63	NC	105	CB4	147	NC
22	CB1	64	NC	106	CB5	148	NC
23	VSS	65	DQ21	107	VSS	149	DQ53
24	NC	66	DQ22	108	NC	150	DQ54
25	NC	67	DQ23	109	NC	151	DQ55
26	V_{DD}	68	V _{SS}	110	V_{DD}	152	V _{SS}
27	WE0	69	DQ24	111	NC	153	DQ56
28	CAS0	70	DQ25	112	NC	154	DQ57
29	NC	71	DQ26	113	NC	155	DQ58
30	RAS0	72	DQ27	114	NC	156	DQ59
31	OE0	73	V_{DD}	115	NC	157	V_{DD}
32	VSS	74	DQ28	116	VSS	158	DQ60
33	A0	75	DQ29	117	A1	159	DQ61
34	A2	76	DQ30	118	A3	160	DQ62
35	A4	77	DQ31	119	A5	161	DQ63
36	A6	78	V_{SS}	120	A7	162	V_{SS}
37	A8	79	PD1	121	A9	163	PD2
38	A10	80	PD3	122	A11	164	PD4
39	NC	81	PD5	123	NC	165	PD6
40	V_{DD}	82	PD7	124	V _{DD}	166	PD8
41	NC	83	ID0	125	NC	167	ID1
42	NC	84	V_{DD}	126	B0	168	V_{DD}



SMMS686A - AUGUST 1997 - REVISED FEBRUARY 1998

buffered dual-in-line memory module and components

The buffered dual-in-line memory module and components include:

PC substrate: 1,27 ± 0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

RAS

RAS UB1

RAS

RAS

RAS

RAS

RAS UB5

RAS

RAS

UB6

UB7

UB2

UB3


UB8

UB4

UB0

- Bypass capacitors: Multilayer ceramic
- Contact area: Nickel plate and gold plate over copper

functional block diagram for the TM4EP72xxB





SMMS686A - AUGUST 1997 - REVISED FEBRUARY 1998

absolute maximum ratings over ambient temperature range (unless otherwise noted)†

Supply voltage range, V _{DD}	0.5 V to 4.6 V
Voltage range on any pin (see Note 1)	. -0.5 V to 4.6 V
Short-circuit output current	50 mA
Power dissipation: TM4EP72xxB	20 W
Ambient temperature range, T _A	0°C to 70°C
Storage temperature range. Teta	– 55°C to 125°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	3	3.3	3.6	V
VSS	Supply voltage		0		V
VIH	High-level input voltage	2		$V_{DD} + 0.3$	V
V _{IL}	Low-level input voltage	-0.3		0.8	V
TA	Ambient temperature	0		70	°C

NOTE 1: All voltage values are with respect to VSS.

SMMS686A - AUGUST 1997 - REVISED FEBRUARY 1998

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted)

TM4EP72BxB

PARAMETER				'4EP72B	xB-50	'4EP72B	(B-60	'4EP72Bx		
PA	ARAMETER	TEST CONDITIO	NSI	MIN	MIN MAX		MAX	MIN	MAX	UNIT
V	High-level output	I _{OH} = - 2 mA	LVTTL	2.4		2.4		2.4		V
VOH	voltage	I _{OH} = – 100 μA	LVCMOS	V _{DD} -0.2		V _{DD} -0.2		V _{DD} -0.2		V
\/ - ·	Low-level output	$I_{OL} = 2 \text{ mA}$	LVTTL		0.4		0.4		0.4	V
VOL	voltage	I _{OL} = 100 μA	LVCMOS		0.2		0.2		0.2	V
Ц	Input current (leakage)	$V_{DD} = 3.6 \text{ V}, \qquad V_{I} = 0$ All others = 0 V to V_{DD}	V to 3.9 V,		± 20		± 20		± 20	μА
IO	Output current (leakage)	$\frac{V_{DD}}{CASx}$ high	V to V _{DD} ,		± 20		± 20		± 20	μА
I _{CC1} ‡§	Average read- or write-cycle current	V _{DD} = 3.6 V, Minim	um cycle		2160		1800		1620	mA
	Average standby	V _{IH} = 2 V (LVTTL), After one memory cycle, RASx and CASx high			36		36		36	mA
ICC2	current	V _{IH} = V _{DD} - 0.2 V (LVC) After one memory cycle, RASx and CASx high	MOS),		18		18		18	mA
ICC3 ^{‡§}	Average refresh current (RAS-only refresh or CBR)	VDD = 3.6 V, Minimi RASx cycling, CASx high (RASx-only re RASx low after CASx low			2160		1800		1620	mA
I _{CC4} ‡¶	Average EDO current	$\frac{V_{DD}}{RASx low}$ = 3.6 V, $\frac{t_{HPC}}{CASx}$	= MIN, cycling		1980		1 620		1 440	mA

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

[§] Measured with a maximum of one address change while $\overline{RASx} = V_{IL}$

Measured with a maximum of one address change during each EDO cycle, tHPC

SMMS686A - AUGUST 1997 - REVISED FEBRUARY 1998

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (continued)

TM4EP72CxB

PARAMETER		TEST CONDITIONS [†]		'4EP72C	kB-50	'4EP72C	(B-60	'4EP72Cx		
PA	ARAMETER	TEST CONDITIO	NST	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
V	High-level output	I _{OH} = - 2 mA	LVTTL	2.4		2.4		2.4		V
VOH	voltage	I _{OH} = - 100 μA	LVCMOS	V _{DD} -0.2		V _{DD} -0.2		V _{DD} -0.2		V
.,	Low-level output	$I_{OL} = 2 \text{ mA}$	LVTTL		0.4		0.4		0.4	٧
VOL	voltage	I _{OL} = 100 μA	LVCMOS		0.2		0.2		0.2	V
II	Input current (leakage)	$V_{DD} = 3.6 \text{ V}, \qquad V_{I} = 0$ All others = 0 V to V_{DD}	V to 3.9 V,		± 20		± 20		± 20	μΑ
IO	Output current (leakage)	$\frac{V_{DD}}{CASx} = 3.6 \text{ V}, \qquad V_{O} = 0$	V to V _{DD} ,		± 20		± 20		± 20	μΑ
ICC1 ^{‡§}	Average read- or write-cycle current	V _{DD} = 3.6 V, Minimo	um cycle		1620		1260		1 080	mA
	Average standby	V _{IH} = 2 V (LVTTL), After one memory cycle, RASx and CASx high			36		36		36	mA
ICC2	current	V _{IH} = V _{DD} - 0.2 V (LVCI <u>After one memory</u> cycle, RASx and CASx high	MOS),		18		18		18	mA
I _{CC3} ‡§	Average refresh current (RAS-only refresh or CBR)	VDD = 3.6 V, Minimo RASx cycling, CASx high (RASx-only re RASx low after CASx low			1620		1 260		1080	mA
I _{CC4} ‡¶	Average EDO current	$\frac{V_{DD}}{RASx low}$ = 3.6 V, $\frac{t_{HPC}}{CASx}$	= MIN, cycling		1800		1 620		1 440	mA

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

[§] Measured with a maximum of one address change while $\overline{RASx} = V_{IL}$

[¶] Measured with a maximum of one address change during each EDO cycle, tHPC

SMMS686A – AUGUST 1997 – REVISED FEBRUARY 1998

capacitance over recommended ranges of supply voltage and ambient temperature, f = 1 MHz (see Note 2)

	PARAMETER			UNIT
	PARAMETER			
C _{i(A)}	Input capacitance, A0-A10		6	pF
C _{i(OE)}	Input capacitance, OEx		6	pF
C _{i(CAS)}	Input capacitance, CASx		6	pF
C _{i(RAS)}	Input capacitance, RASx		65	pF
C _{i(W)}	Input capacitance, WEx		6	pF
Co	Output capacitance		9	pF

NOTE 2: V_{DD} = NOM supply voltage $\pm 10\%$, and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and ambient temperature (see Note 3)

	DADAMETED	'4EP72	xB-50	'4EP72x	xB-60	'4EP72x	UNIT	
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNII
t _{AA}	Access time from column address (see Note 4)		30		35		40	ns
tCAC	Access time from CASx (see Note 4)		18		20		23	ns
tCPA	Access time from CASx precharge (see Note 4)		33		40		45	ns
tRAC	Access time from RASx (see Note 4)		50		60		70	ns
tOEA	Access time from OEx (see Note 4)		18		20		23	ns
^t CLZ	Delay time, CASx to output in low impedance	2		2		2		ns
tREZ	Output buffer turn off delay from RASx (see Note 5)	3	13	3	15	3	18	ns
tCEZ	Output buffer turn off delay from CASx (see Note 5)	5	18	5	20	5	23	ns
tOEZ	Output buffer turn off delay from OEx (see Note 5)	5	18	5	20	5	23	ns
tWEZ	Output buffer turn off delay from WEx (see Note 5)	3	13	3	15	3	18	ns

NOTES: 3. With ac parameters, it is assumed that $t_T = 2$ ns.

4. Access times are measured with output reference levels of $V_{OH}=2~V$ and $V_{OL}=0.8~V$.

EDO timing requirements (see Note 3)

		'4EP72xxB-50		'4EP72	xxB-60	'4EP72	xxB-70	TUALL
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tHPC	Cycle time, EDO page mode, read-write	20		25		30		ns
tPRWC	Cycle time, EDO read-write	55		64		71		ns
tCSH	Delay time, RASx active to CASx precharge	38		46		56		ns
tCHO	Hold time, OEx from CASx	7		10		10		ns
^t DOH	Hold time, output from CASx	5		5		5		ns
tCAS	Pulse duration, CASx active	8	10000	10	10000	12	10000	ns
tWPE	Pulse duration, WEx active (output disable only)	7		7		7		ns
tOCH	Setup time, OEx before CASx	8		10		10		ns
tCP	Pulse duration, CASx precharge	8		10		10		ns
tOEP	Precharge time, OEx	5		5		5		ns

NOTE 3: With ac parameters, it is assumed that $t_T = 2$ ns.



^{5.} The maximum values of t_{REZ}, t_{CEZ}, t_{OEZ}, and t_{WEZ} are specified when the outputs are no longer driven. Data in must not be driven until one of the applicable maximum values is satisfied.

SMMS686A - AUGUST 1997 - REVISED FEBRUARY 1998

ac timing requirements (see Note 3)

		'4EP72xxB-50		'4EP72xxB-60		'4EP72xxB-70		LINUT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t RC	Cycle time, random read or write	84		104		124		ns
^t RWC	Cycle time, read-write	116		140		165		ns
^t RASP	Pulse duration, RASx active, fast page mode (see Note 6)	50	100 000	60	100 000	70	100 000	ns
^t RAS	Pulse duration, RASx active, non-page mode (see Note 6)	50	10 000	60	10 000	70	10 000	ns
t _{RP}	Pulse duration, RASx precharge	30		40		50		ns
tWP	Pulse duration, write command	9		11		11		ns
^t ASC	Setup time, column address	0		0		0		ns
t _{ASR}	Setup time, row address	5		5		5		ns
tDS	Setup time, data in (see Note 7)	5		5		5		ns
t _{RCS}	Setup time, read command	0		0		0		ns
tCWL	Setup time, write command before CASx precharge	9		11		13		ns
tRWL	Setup time, write command before RASx precharge	10		12		14		ns
twcs	Setup time, write command before CASx active (early-write only)	0		0		0		ns
tWRP	Setup time, WEx high before RAS low (CBR refresh only)	12		12		12		ns
twrs	Setup time, WEx low before RAS low (test mode only)	12		12		12		ns
t _{CSR}	Setup time, CASx referenced to RASx (CBR refresh only)	3		3		3		ns
^t CAH	Hold time, column address	8		10		12		ns
^t DH	Hold time, data in (see Note 7)	13		15		17		ns
^t RAH	Hold time, row address	6		8		8		ns
^t RCH	Hold time, read command referenced to CASx (see Note 8)	0		0		0		ns
^t RRH	Hold time, read command referenced to RASx (see Note 8)	- 2		- 2		- 2		ns
tWCH	Hold time, write command during CASx active (early-write only)	9		11		13		ns
^t ROH	Hold time, RASx referenced to OEx	8		10		10		ns
tWRH	Hold time, WEx high after RAS low (CBR refresh)	12		12		12		ns
tWTH	Hold time, WEx low after RAS low (test mode only)	12		12		12		ns
^t CHR	Hold time, CASx referenced to RASx (CBR refresh only)	8		8		8		ns
^t OEH	Hold time, OEx command	14		16		19		ns
^t RHCP	Hold time, RASx active from CASx precharge	33		40		45		ns
tAWD	Delay time, column address to write command (read-write only)	47		54		62		ns
tCPW	Delay time, WEx low after CASx precharge (read-write only)	45		54		62		ns
tCRP	Delay time, CASx precharge to RASx	3		3		3		ns
tCWD	Delay time, CASx to write command (read-write only)	35		39		45		ns
tOED	Delay time, OEx to data in	15		17		20		ns
tRAD	Delay time, RASx to column address (see Note 9)	8	20	10	25	10	30	ns
tRAL	Delay time, column address to RASx precharge	30		35		40		ns
^t CAL	Delay time, column address to CASx precharge	20		23		28		ns

NOTES: 3. With ac parameters, it is assumed that $t_T = 2$ ns.

6. In a read-write cycle, $t_{\mbox{RWD}}$ and $t_{\mbox{RWL}}$ must be observed.

- 7. Referenced to the later of CASx or WEx in write operations
- 8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 9. The maximum value is specified only to ensure access time.



SMMS686A - AUGUST 1997 - REVISED FEBRUARY 1998

ac timing requirements (see Note 3) (continued)


		'4EP72xxB-50		'4EP72xxB-60		'4EP72xxB-70			
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
tRCD	Delay time, RASx to CASx (see Note 9)	10	32	12	40	12	47	ns	
tRPC	Delay time, RASx precharge to CASx	3		3		3		ns	
tRSH	Delay time, CASx active to RASx precharge	18		20		23		ns	
tRWD	Delay time, RASx to write command (read-write only)	67		79		92		ns	
t _{TAA}	Access time from address (test mode)	30		35		40		ns	
tTCPA	Access time from column precharge (test mode)	40		45		50		ns	
tTRAC	Access time from RASx (test mode)	50		60		70		ns	
tREF	Refresh time interval		32		32		32	ms	
tŢ	Transition time	2	30	2	30	2	30	ns	

NOTES: 3. With ac parameters, it is assumed that $t_T = 2$ ns.

9. The maximum value is specified only to ensure access time.

SMMS686A - AUGUST 1997 - REVISED FEBRUARY 1998

device symbolization (TM4EP72BPB illustrated)



YY = Year Code

MM = Month Code

T = Assembly Site Code

-SS = Speed Code


NOTE A: Location of symbolization may vary.

SMMS686A - AUGUST 1997 - REVISED FEBRUARY 1998

MECHANICAL DATA

BRW (R-PDIM-N168)

DUAL IN-LINE MEMORY MODULE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-161
- D. Dimension includes De-panelization variations; applies between notch and tab edge.
- E. Outline may vary above notches to allow router/panelization irregularities.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com microcontroller.ti.com Microcontrollers www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated