SMMS699A - MARCH 1998 - REVISED AUGUST 1998

- Organization
 - TM4TT64KPN . . . 4194304 \times 64-Bits
 - TM8TT64KPN . . . 8388608 \times 64 Bits
- Single 3.3-V Power Supply (±10% Tolerance)
- Designed for 100-MHz 4-Clock Systems
- JEDEC 168-Pin Dual-In-Line Memory Module (DIMM) Without Buffer for Use With Socket
- TM4TT64KPN Uses Four 64M-Bit Synchronous Dynamic RAMs (SDRAMs) (4M × 16-Bit) in Plastic Thin Small-Outline Packages (TSOPs)
- TM8TT64KPN Uses Eight 64M-Bit SDRAMs (4M × 16-Bit) in Plastic TSOPs
- Byte-Read/Write Capability
- Performance Ranges:

	CLOCK	RONOUS CYCLE ME	CLO	SS TIME CK TO PUT	REFRESH INTERVAL
	tCK3	tCK2	tAC3	tAC2	tREF
'xTT64KPN-8	8 ns	10 ns	6 ns	6 ns	64 ms
'xTT64KPN-8A	8 ns	15 ns	6 ns	7.5 ns	64 ms

- High-Speed, Low-Noise Low-Voltage TTL (LVTTL) Interface
- Read Latencies 2 and 3 Supported
- Support Burst-Interleave and Burst-Interrupt Operations
- Burst Length Programmable to 1, 2, 4, and 8
- Four Banks for On-Chip Interleaving (Gapless Access)
- Ambient Temperature Range 0°C to 70°C
- Gold-Plated Contacts
- Pipeline Architecture
- Serial Presence-Detect (SPD) Using EEPROM

description

The TM4TT64KPN is a 32M-byte, 168-pin dual-in-line memory module (DIMM). The DIMM is composed of four TMS664164ADGE, 4194304 x 16-bit SDRAMs, each in a 400-mil, 54-pin plastic thin small-outline package (TSOP) mounted on a substrate with decoupling capacitors. See the TMS664164A data sheet (literature number SMOS695).

The TM8TT64KPN is a 64M-byte, 168-pin DIMM. The DIMM is composed of eight TMS664164ADGE, 4194304 x 16-bit SDRAMs, each in a 400-mil, 54-pin plastic TSOP mounted on a substrate with decoupling capacitors. See the TMS664164A data sheet (literature number SMOS695).


operation

The TM4TT64KPN operates as four TMS664164ADGE devices that are connected as shown in the TM4TT64KPN functional block diagram. The TM8TT64KPN operates as eight TMS664164ADGE devices connected as shown in the TM8TT64KPN functional block diagram.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.







PRODUCT PREVIEW

TM4TT64KPN 4194304 BY 64-BIT TM8TT64KPN 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES SMMS699A - MARCH 1998 - REVISED AUGUST 1998

Pin Assignments

	PIN		PIN		PIN		PIN
NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME
1	V _{SS}	43	V _{SS}	85	V _{SS}	127	V _{SS}
2	DQ0	44	NC	86	DQ32	128	CKE0
3	DQ1	45	S2	87	DQ33	129	S3
4	DQ2	46	DQMB2	88	DQ34	130	DQMB6
5	DQ3	47	DQMB3	89	DQ35	131	DQMB7
6	V_{DD}	48	NC	90	V_{DD}	132	NC
7	DQ4	49	V_{DD}	91	DQ36	133	V_{DD}
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	NC	94	DQ39	136	NC
11	DQ8	53	NC	95	DQ40	137	NC
12	V _{SS}	54	V _{SS}	96	V _{SS}	138	V _{SS}
13	DQ9	55	DQ16	97	DQ41	139	DQ48
14	DQ10	56	DQ17	98	DQ42	140	DQ49
15	DQ11	57	DQ18	99	DQ43	141	DQ50
16	DQ12	58	DQ19	100	DQ44	142	DQ51
17	DQ13	59	V_{DD}	101	DQ45	143	V_{DD}
18	V_{DD}	60	DQ20	102	V_{DD}	144	DQ52
19	DQ14	61	NC	103	DQ46	145	NC
20	DQ15	62	NC	104	DQ47	146	NC
21	NC	63	CKE1	105	NC	147	NC
22	NC	64	VSS	106	NC	148	VSS
23	VSS	65	DQ21	107	V _{SS}	149	DQ53
24	NC	66	DQ22	108	NC	150	DQ54
25	NC	67	DQ23	109	NC	151	DQ55
26	V_{DD}	68	VSS	110	V_{DD}	152	VSS
27	WE	69	DQ24	111	CAS	153	DQ56
28	DQMB0	70	DQ25	112	DQMB4	154	DQ57
29	DQMB1	71	DQ26	113	DQMB5	155	DQ58
30	S0	72	DQ27	114	<u>S1</u>	156	DQ59
31	NC	73	V_{DD}	115	RAS	157	V_{DD}
32	V _{SS}	74	DQ28	116	V _{SS}	158	DQ60
33	A0	75	DQ29	117	A1	159	DQ61
34	A2	76	DQ30	118	А3	160	DQ62
35	A4	77	DQ31	119	A5	161	DQ63
36	A6	78	Vss	120	A7	162	V _{SS}
37	A8	79	CK2	121	A9	163	CK3
38	A10	80	NC	122	A13/BA0	164	NC
39	A12/BA1	81	WP	123	A11	165	SA0
40	V_{DD}	82	SDA	124	V_{DD}	166	SA1
41	V_{DD}	83	SCL	125	CK1	167	SA2
42	CK0	84	V_{DD}	126	NC	168	V_{DD}




SMMS699A - MARCH 1998 - REVISED AUGUST 1998

dual-in-line memory module and components

The dual-in-line memory module and components include:

- PC substrate: 1,27 ± 0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage
- Bypass capacitors: Multilayer ceramic
- Contact area: Nickel plate and gold plate over copper

functional block diagram for the TM4TT64KPN



LEGEND:

CS = Chip select


SPD = Serial Presence Detect

[†] Additional 15 pF capacity is used to balance loads among clocks.



PRODUCT PREVIEW

functional block diagram for the TM8TT64KPN



LEGEND:

CS = Chip select

SPD = Serial Presence Detect

[†] Additional 15 pF capacity is used to balance loads among clocks.

SMMS699A - MARCH 1998 - REVISED AUGUST 1998

absolute maximum ratings over ambient temperature range (unless otherwise noted)[†]

Supply voltage range, V _{DD} 0	
Voltage range on any pin (see Note 1) – 0	.5 V to 4.6 V
Short-circuit output current	50 mA
Power dissipation: TM4TT64KPN	4 W
TM8TT64KPN	8 W
Ambient temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stg} – 55	5°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	3	3.3	3.6	V
VSS	Supply voltage		0		V
VIH	High-level input voltage	2		V _{DD} + 0.3	V
VIH-SPD	High-level input voltage for SPD device	2		5.5	V
V_{IL}	Low-level input voltage	-0.3		0.8	V
TA	Ambient temperature	0		70	°C

capacitance over recommended ranges of supply voltage and ambient temperature, f = 1 MHz (see Note 2)[‡]

	DADAMETED	TMxTT6	4KPN	UNIT	
	PARAMETER				
C _{i(CK)}	Input capacitance, CK input	2.5	4	pF	
C _{i(AC)}	Input capacitance, address and control inputs: A0-A13, RAS, CAS, WE	2.5	5	pF	
C _{i(CKE)}	Input capacitance, CKE input		5	pF	
Co	Output capacitance	4	6.5	pF	
C _{i(DQMBx)}	Input capacitance, DQMBx input	2.5	5	pF	
C _{i(Sx)}	Input capacitance, Sx input	2.5	5	pF	
C _{i/o(SDA)}	Input/output capacitance, SDA input		9	pF	
C _{i(SPD)}	Input capacitance, SA0, SA1, SA2, SCL inputs		7	pF	

[‡] Specifications in this table represent a single SDRAM device.

NOTE 2: V_{DD} = 3.3 V \pm 0.3 V. Bias on pins under test is 0 V.



SMMS699A - MARCH 1998 - REVISED AUGUST 1998

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (see Note 3) †

TMxTT64KPN

	DADAMETED	7507.001101	TEST COMPITIONS		(PN-8	N-8 'xTT64KPN-8A		
	PARAMETER	TEST CONDI	TIONS	MIN	MAX	MIN	MAX	UNIT
Voн	High-level output voltage	I _{OH} = - 2 mA		2.4		2.4		V
V_{OL}	Low-level output voltage	$I_{OL} = 2 \text{ mA}$			0.4		0.4	V
Ц	Input current (leakage)	$0 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{DD} + 0.3 \text{ V},$ All other pins = 0 V to V _{DD}			±10		±10	μΑ
lo	Output current (leakage)	$0 \text{ V} \le \text{V}_{O} \le \text{V}_{DD} +0.3 \text{ V}$, Output disabled			±10		±10	μΑ
	On exeting augreent	Burst length = 1, t _{RC} ≥ t _{RC} MIN,	CAS latency = 2		125		105	mA
ICC1	Operating current	I _{OH} /I _{OL} = 0 mA (See Notes 4, 5, and 6)	CAS latency = 3		135		135	mA
I _{CC2P}	Dracharge standby surrent in	$CKE \le V_{IL} MAX, t_{CK} = 15$	5 ns (see Note 7)		1		1	mA
I _{CC2PS}	Precharge standby current in power-down mode	CKE and CK \leq V _{IL} , MAX, (see Note 8)	tCK = ∞		1		1	mA
ICC2N	Active standby current in	CKE ≥ V _{IH} MIN, t _{CK} = 15	CKE ≥ V _{IH} MIN, t _{CK} = 15 ns (see Note 7)		40		40	mA
ICC2NS	non-power-down mode	t _{CK} = ∞ (see Note 8)			5		5	mA
ICC3P	Active standby current in	CKE ≤ V _{IL} MAX, t _{CK} = 15 (see Notes 4 and 7)	5 ns		8		8	mA
ICC3PS	power-down mode	CKE and CK ≤ V _{IL} MAX, (see Notes 4 and 8)	tCK = ∞		8		8	mA
ICC3N	Deschause standby surrent in	CKE ≥ V _{IH} MIN, t _{CK} = 15 ns (see Notes 4	and 7)		55		55	mA
ICC3NS	Precharge standby current in non-power-down mode	$ \begin{array}{l} \text{CKE} \geq \text{V}_{IH} \text{ MIN}, \\ \text{CK} \leq \text{V}_{IL} \text{ MAX}, \text{t}_{CK} = \infty \\ \text{(see Notes 4 and 8)} \end{array} $			15		15	mA
		Page burst, I _{OH} /I _{OL} = 0 mA	CAS latency = 2		165		140	mA
ICC4	Burst current	All banks activated, nCCD = one cycle (see Notes 9 and 10)	CAS latency = 3		245		165	mA
1	Auto refuech correct	t _{RC} ≤ t _{RC} MIN	CAS latency = 2		150		150	mA
ICC5	Auto-refresh current	(see Notes 5 and 8)	CAS latency = 3		150		150	mA
I _{CC6}	Self-refresh current	CKE ≤ V _{IL} MAX			1		1	mA

[†] Specifications in this table represent a single SDRAM device.

NOTES: 3. All specifications apply to the device after power-up initialization. All control and address inputs must be stable and valid.

- 4. Only one bank is activated.
- 5. $t_{RC} \ge MIN$
- 6. Control and address inputs change state only twice during t_{RC}.
- 7. Control and address inputs change state only once every 30 ns.
- 8. Control and address inputs do not change (stable).
- 9. Control and address inputs change only once every cycle.
- 10. Continuous burst access, n_{CCD} = 1 cycle



SMMS699A - MARCH 1998 - REVISED AUGUST 1998

ac timing requirements^{†‡}

			'xTT64KPN-8		'xTT64	KPN-8A	
			MIN	MAX	MIN	MAX	UNIT
tCK2	Cycle time, CK	CAS latency = 2	10		15		ns
tCK3	Cycle time, CK	CAS latency = 3	8		8		ns
^t CH	Pulse duration, CK high		3		3		ns
tCL	Pulse duraction, CK low		3		3		ns
t _{AC2}	Access time, CK high to data out (see Note 11)	CAS latency = 2		6		7.5	ns
t _{AC3}	Access time, CK high to data out (see Note 11)	CAS latency = 3		6		6	ns
^t OH	Hold time, CK high to data out	•	3		3		ns
tLZ	Delay time, CK high to DQ in low-impedance state (see Note 12)		1		1		ns
^t HZ	Delay time, CK high to DQ in high-impedance state (see Note 13)			8		8	ns
t _{IS}	Setup time, address, control, and data input		2		2		ns
tін	Hold time, address, control, and data input		1		1		ns
tCESP	Power down/self-refresh exit time		10		10		ns
^t RAS	Delay time, ACTV command to DEAC or DCAB command		48	100000	48	100 000	ns
^t RC	Delay time, ACTV, MRS, REFR, or SLFR to ACTV, MRS, REFR	, or SLFR command	68		68		ns
^t RCD	Delay time ACTV command to READ, READ-P, WRT, or WRT (see Note 14)	-P command	20		20		ns
t _{RP}	Delay time, DEAC or DCAB command to ACTV, MRS, REFR,	or SLFR command	20		20		ns
tRRD	Delay time, ACTV command in one bank to ACTV command i	n the other bank	16		16		ns
^t RSA	Delay time, MRS command to ACTV, MRS, REFR, or SLFR c	ommand	16		16		ns
t _{APR}	Final data out of READ-P operation to ACTV, MRS, SLFR, or	REFR command		t _{RP} –(CL	-1)*t _C K		ns
tAPW	Final data in of WRT-P operation to ACTV, MRS, SLFR, or RE	FR command		t _{RP} +	1 t _{CK}		ns
tŢ	Transition time		1	5	1	5	ms

[†] All references are made to the rising transition of CK unless otherwise noted.

- NOTES: 11. t_{AC} is referenced from the rising transition of CK that precedes the data-out cycle. For example, the first data out t_{AC} is referenced from the rising transition of ck that is read latency (one cycle after the READ command). Access time is measured at output reference level 1.4 V.
 - 12. t_{LZ} is measured from the rising transition of ck that is read latency (one cycle after the READ command).
 - 13. tHZ (max) defines the time at which the outputs are no longer driven and is not referenced to output voltage levels.
 - 14. For read or write operations with automatic deactivate, t_{RCD} must be set to satisfy minimum t_{RAS}.



[‡] Specifications in this table represent a single SDRAM device.

TM4TT64KPN 4194304 BY 64-BIT TM8TT64KPN 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES SMMS699A - MARCH 1998 - REVISED AUGUST 1998

ac timing requirements^{†‡} (continued)

			'xTT64KPN-10A		'xTT64K	(PN-10	
			MIN	MAX	MIN	MAX	UNIT
tREF	Refresh interval			64		64	ms
nCCD	Delay time, READ or WRT command to an interrupting comman	d	1		1		cycle
nCDD	Delay time, CS low or high to input enabled or inhibited		0	0	0	0	cycle
nCLE	Delay time, CKE high or low to CK enabled or disabled		1	1	1	1	cycle
nCWL	Delay time, final data in of WRT operation to READ, READ-P, W	RT, or WRT-P	1		1		cycle
nDID	Delay time, ENBL or MASK command to enabled or masked date	ta in	0	0	0	0	cycle
nDOD	Delay time, ENBL or MASK command to enabled or masked date	ta out	2	2	2	2	cycle
n _{HZP2}	Delay time, DEAC or DCAB, command to DQ in high-impedance state	CAS latency = 2		2		2	cycle
n _{HZP3}	Delay time, DEAC or DCAB, command to DQ in high-impedance state	CAS latency = 3		3		3	cycle
nWCD	Delay time, WRT command to first data in	_	0	0	0	0	cycle
nwR	Delay time, final data in of WRT operation to DEAC or DCAB co	mmand	1		1		cycle

[†] All references are made to the rising transition of CK unless otherwise noted. ‡ Specifications in this table represent a single SDRAM device.

SMMS699A - MARCH 1998 - REVISED AUGUST 1998

serial presence detect

The serial presence detect (SPD) is contained in a 256-byte serial EEPROM located on the module. The SPD nonvolatile EEPROM contains various data such as module configuration, SDRAM organization, and timing parameters (see tables below). Only the first 128 bytes are programmed by Texas Instruments, while the remaining 128 bytes are available for customer use. Programming is done through an IIC bus using the clock (SCL) and data (SDA) signals. All Texas Instruments modules comply with the current JEDEC SPD Standard. See the Texas Instruments Serial Presence Detect Technical Reference (literature number SMMU001) for further details.

Tables in this section list the SPD contents as follows:

Table 1-TM4TT64KPN

Table 2-TM8TT64KPN

Table 1. Serial Presence-Detect Data for the TM4TT64KPN

BYTE		TM4TT64KP	N-8	TM4TT64KPN-8A		
NO.	DESCRIPTION OF FUNCTION	ITEM	DATA	ITEM	DATA	
0	Defines number of bytes written into serial memory during module manufacturing	128 bytes	80h	128 bytes	80h	
1	Total number of bytes of SPD memory device	256 bytes	08h	256 bytes	08h	
2	Fundamental memory type (FPM, EDO, SDRAM,)	SDRAM	04h	SDRAM	04h	
3	Number of row addresses on this assembly	12	0Ch	12	0Ch	
4	Number of column addresses on this assembly	8	08h	8	08h	
5	Number of module rows on this assembly	1 bank	01h	1 bank	01h	
6	Data width of this assembly	64 bits	40h	64 bits	40h	
7	Data width continuation		00h		00h	
8	Voltage interface standard of this assembly	LVTTL	01h	LVTTL	01h	
9	SDRAM cycle time at maximum supported CAS latency (CL), CL = X	t _{CK} = 8 ns	80h	t _{CK} = 8 ns	80h	
10	SDRAM access from clock at CL = X	t _{AC} = 6 ns	60h	$t_{AC} = 6 \text{ ns}$	60h	
11	DIMM configuration type (non-parity, parity, error correcting code [ECC])	Non-Parity	00h	Non-Parity	00h	
12	Refresh rate/type	15.6 μs/ self-refresh	80h	15.6 µs/ self-refresh	80h	
13	SDRAM width, primary DRAM	x16	10h	x16	10h	
14	Error-checking SDRAM data width	N/A	00h	N/A	00h	
15	Minimum clock delay, back-to-back random column addresses	1 CK cycle	01h	1 CK cycle	01h	
16	Burst lengths supported	1, 2, 4, 8	0Fh	1, 2, 4, 8	0Fh	
17	Number of banks on each SDRAM device	4 banks	04h	4 banks	04h	
18	CAS latencies supported	2, 3	06h	2, 3	06h	
19	CS latency	0	01h	0	01h	
20	Write latency	0	01h	0	01h	
21	SDRAM module attributes	Non-buffered/ Non-registered	00h	Non-buffered/ Non-registered	00h	
22	SDRAM device attributes: general	V _{DD} tolerance = (+/-10%) Burst read/write, precharge all, auto precharge	0Eh	V _{DD} tolerance = (+/-10%) Burst read/write, precharge all, auto precharge	0Eh	
23	Minimum clock cycle time at $CL = X - 1$	t _{CK} = 10 ns	A0h	t _{CK} = 15 ns	F0h	



serial presence detect (continued)

Table 1. Serial Presence-Detect Data for the TM4TT64KPN (Continued)

BYTE		TM4TT64KP	N-8	TM4TT64KPN-8A		
NO.	DESCRIPTION OF FUNCTION	ITEM	DATA	ITEM	DATA	
24	Maximum data-access time from clock at CL = X - 1	$t_{AC} = 6 \text{ ns}$	60h	t _{AC} = 7.5 ns	75h	
25	Minimum clock cycle time at CL = X - 2	N/A	00h	N/A	00h	
26	Maximum data-access time from clock at CL = X - 2	N/A	00h	N/A	00h	
27	Minimum row precharge time	t _{RP} = 20 ns	14h	t _{RP} = 20 ns	14h	
28	Minimum row-active to row-active delay	t _{RRD} = 16 ns	10h	t _{RRD} = 16 ns	10h	
29	Minimum RAS-to-CAS delay	t _{RCD} = 20 ns	14h	t _{RCD} = 20 ns	14h	
30	Minimum RAS pulse width	t _{RAS} = 48 ns	30h	t _{RAS} = 48 ns	30h	
31	Density of each bank on module	32M Bytes	08h	32M Bytes	08h	
32	Command and address signal input setup time	tIS = 2 ns	20h	tIS = 2 ns	20h	
33	Command and address signal input hold time	tIH = 1 ns	10h	tIS = 1 ns	10h	
34	Data signal input setup time	tIS = 2 ns	20h	tIS = 2 ns	20h	
35	Data signal input setup time	tIH = 1 ns	10h	tIS = 1 ns	10h	
36-61	Superset features (may be used in the future)					
62	SPD revision	Rev. 1.2	12h	Rev. 1.2	12h	
63	Checksum for byte 0 – 62	94	5Eh	195	C3h	
64-71	Manufacturer's JEDEC ID code per JEP-106E	97h	9700 00h	97h	9700 00h	
72	Manufacturing location†	TBD		TBD		
73-90	Manufacturer's part number†	TBD		TBD		
91	Die revision code [†]	TBD		TBD		
92	PCB revision code [†]	TBD		TBD		
93-94	Manufacturing date [†]	TBD		TBD		
95-98	Assembly serial number [†]	TBD		TBD		
99-125	Manufacturer specific data†	TBD		TBD		
126-127	Vendor specific data [†]	TBD		TBD		
128–166	System integrator's specific data‡	TBD		TBD		
167–255	Open					

[†] TBD indicates values are determined at manufacturing time and are module dependent.

[‡] These TBD values are determined and programmed by the customer (optional).

TM4TT64KPN 4194304 BY 64-BIT TM8TT64KPN 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES SMMS699A - MARCH 1998 - REVISED AUGUST 1998

serial presence detect (continued)

Table 2. Serial Presence-Detect Data for the TM8TT64KPN

BYTE		TM8TT64KP	N-8	TM8TT64KPN	I-8A
NO.	DESCRIPTION OF FUNCTION	ITEM	DATA	ITEM	DATA
0	Defines number of bytes written into serial memory during module manufacturing	128 bytes	80h	128 bytes	80h
1	Total number of bytes of SPD memory device	256 bytes	08h	256 bytes	08h
2	Fundamental memory type (FPM, EDO, SDRAM,)	SDRAM	04h	SDRAM	04h
3	Number of row addresses on this assembly	12	0Ch	12	0Ch
4	Number of column addresses on this assembly	8	08h	8	08h
5	Number of module rows on this assembly	2 banks	02h	2 banks	02h
6	Data width of this assembly	64 bits	40h	64 bits	40h
7	Data width continuation		00h		00h
8	Voltage interface standard of this assembly	LVTTL	01h	LVTTL	01h
9	SDRAM cycle time at maximum supported CAS latency (CL), CL = X	t _{CK} = 8 ns	80h	t _{CK} = 8 ns	80h
10	SDRAM access from clock at CL = X	t _{AC} = 6 ns	60h	t _{AC} = 6 ns	60h
11	DIMM configuration type (non-parity, parity, error correcting code [ECC])	Non-Parity	00h	Non-Parity	00h
12	Refresh rate/type	15.6 µs/ self-refresh	80h	15.6 µs/ self-refresh	80h
13	SDRAM width, primary DRAM	x16	10h	x16	10h
14	Error-checking SDRAM data width	N/A	00h	N/A	00h
15	Minimum clock delay, back-to-back random column addresses	1 CK cycle	01h	1 CK cycle	01h
16	Burst lengths supported	1, 2, 4, 8	0Fh	1, 2, 4, 8	0Fh
17	Number of banks on each SDRAM device	4 banks	04h	4 banks	04h
18	CAS latencies supported	2, 3	06h	2, 3	06h
19	CS latency	0	01h	0	01h
20	Write latency	0	01h	0	01h
21	SDRAM module attributes	Non-buffered/ Non-registered	00h	Non-buffered/ Non-registered	00h
22	SDRAM device attributes: general	V _{DD} tolerance = (+/-10%) Burst read/write, precharge all, auto precharge	0Eh	V _{DD} tolerance = (+/-10%) Burst read/write, precharge all, auto precharge	0Eh
23	Minimum clock cycle time at $CL = X - 1$	t _{CK} = 10 ns	A0h	t _{CK} = 15 ns	F0h
24	Maximum data-access time from clock at CL = X − 1	t _{AC} = 6 ns	60h	$t_{AC} = 7.5 \text{ ns}$	75h
25	Minimum clock cycle time at $CL = X - 2$	N/A	00h	N/A	00h
26	Maximum data-access time from clock at $CL = X - 2$	N/A	00h	N/A	00h
27	Minimum row precharge time	t _{RP} = 20 ns	14h	t _{RP} = 20 ns	14h
28	Minimum row-active to row-active delay	t _{RRD} = 16 ns	10h	t _{RRD} = 16 ns	10h
29	Minimum RAS-to-CAS delay	t _{RCD} = 20 ns	14h	t _{RCD} = 20 ns	14h
30	Minimum RAS pulse width	t _{RAS} =48 ns	30h	t _{RAS} =48 ns	30h
31	Density of each bank on module	32M Bytes	08h	32M Bytes	08h
32	Command and address signal input setup time	tIS = 2 ns	20h	tIS = 2 ns	20h
33	Command and address signal input hold time	tIH = 1 ns	10h	tIS = 1 ns	10h



PRODUCT PREVIEW

serial presence detect (continued)

Table 2. Serial Presence-Detect Data for the TM8TT64KPN (Continued)


BYTE	DESCRIPTION OF FUNCTION	TM8TT64K	PN-8	TM8TT64KPN-8A		
NO.	DESCRIPTION OF FUNCTION	ITEM	DATA	ITEM	DATA	
34	Data signal input setup time	tIS = 2 ns	20h	tIS = 2 ns	20h	
35	Data signal input setup time	tIH = 1 ns	10h	tIS = 1 ns	10h	
36–61	Superset features (may be used in the future)					
62	SPD revision	Rev. 1.2	12h	Rev. 1.2	12h	
63	Checksum for byte 0 – 62	95	5Fh	196	C4h	
64-71	Manufacturer's JEDEC ID code per JEP-106E	97h	9700 00h	97h	9700 00h	
72	Manufacturing location [†]	TBD		TBD		
73-90	Manufacturer's part number [†]	TBD		TBD		
91	Die revision code [†]	TBD		TBD		
92	PCB revision code [†]	TBD		TBD		
93-94	Manufacturing date [†]	TBD		TBD		
95-98	Assembly serial number [†]	TBD		TBD		
99-125	Manufacturer specific data [†]	TBD		TBD		
126-127	Vendor specific data [†]	TBD		TBD		
128–166	System integrator's specific data [‡]	TBD		TBD		
167–255	Open	_				

[†] TBD indicates values are determined at manufacturing time and are module dependent.

[‡] These TBD values are determined and programmed by the customer (optional).

TM4TT64KPN 4194304 BY 64-BIT TM8TT64KPN 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES SMMS699A - MARCH 1998 - REVISED AUGUST 1998

device symbolization (TM4TT64KPN)




YY = Year Code MM = Month Code T = Assembly Site Code -SS = Speed Code

NOTE A: Location of symbolization may vary.



BUQ (R-PDIM-N168)

DUAL-IN-LINE MEMORY MODULE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-161
- D. Dimension includes depanelization variations; applies between notch and tab edge.
- E. Outline may vary above notches to allow router/panelization irregularities.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated