

LMP91200 Configurable AFE for Low-Power Chemical Sensing Applications

Check for Samples: LMP91200

FEATURES

- Programmable Output Current in Temperature Measurement
- Programmable Output Common Mode Voltage
- Active Guarding
- On Board Sensor Test
- Supported by Webench Sensor AFE Designer
- Supported by Webench Sensor Designer Tools

APPLICATIONS

pH Sensor Platforms

KEY SPECIFICATIONS

Unless otherwise noted, typical values at $T_A = 25$ °C, $V_S = (VDD-GND) = 3.3V$

- pH Buffer Input bias current (0<V_{INP} <3.3V)
 - max @ 25°C: ±125 fA
 - max @ 85°C: ±445 fA
- pH Buffer Input bias current (-500mV<V_{INP}-V_{CM}
 <500mV), V_S=(VDD-GND)=0V
 - max @ 25°C: ±600 fA
 - max @ 85°C: ±6.5 pA
- pH Buffer Input offset voltage: ±200 μV
- pH Buffer Input offset voltage drift: ±2.5 μV/°C
- Supply current (pH mode): 50 μA
- Supply voltage: 1.8 V to 5.5 V
- Operating temperature range: -40°C to 125°C
- Package: 16-Pin TSSOP

DESCRIPTION


The LMP91200 is a configurable sensor AFE for use in low power analytical sensing applications. The LMP91200 is designed for 2-electrode sensors. This device provides all of the functionality needed to detect changes based on a delta voltage at the sensor. Optimized for low-power applications, the LMP91200 works over a voltage range of 1.8V to 5.5V. With its extremely low input bias current it is optimized for use with pH sensors. Also in absence of supply voltage the very low input bias current reduces degradation of the pH probe when connected to the LMP91200. The Common Mode Output pin (VOCM) provides a common mode offset, which can be programmed to different values to accommodate pH sensor output ranges. For applications requiring a high impedance common mode this option is also available. Two guard pins provide support for high parasitic impedance wiring. Support for an external Pt1000, Pt100, or similar temperature sensor is integrated in the LMP91200. The control of this feature is available through the SPI interface. Additionally, a user controlled sensor diagnostic test is available. This function tests the sensor for proper connection and functionality. Depending on the configuration, total current consumption for the device is 50µA while measuring pH. Available in a 16-pin TSSOP package, the LMP91200 operates from -40°C to +125°C.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Typical Application



Connection Diagram

16-Pin TSSOP




Figure 1. Top View

Submit Documentation Feedback



PIN DESCRIPTIONS

Pin	Name	Description
1	VDD	Positive Power Supply
2	CAL	Connect an external precision resistor here for purpose of temperature measurement calibration
3	RTD	Pt100/Pt1000 input / internal current source output
4	GUARD1	Active guard pin
5	INP	Non-inverting analog input of pH buffer
6	GUARD2	Active guard pin
7	VCMHI	High Impedance Programmable Common Mode output
8	VCM	Buffered Programmable Common Mode output
9	VREF	Voltage reference input
10	GND	Analog ground
11	VOCM	Output common mode voltage
12	VOUT	Analog Output
13	SDO_DIAG	Serial Data Out /Diagnostic enable
14	CSB	Chip select, low active.
15	SCLK	Serial Clock
16	SDI	Serial Data In

Absolute Maximum Ratings(1)(2)(3)

,					
	Human Body Model	2000V			
ESD Tolerance ⁽⁴⁾	Machine Model	150V			
	Charge Device Model	1000V			
Supply Voltage (V _S = VDD-GND)	-0.3V to 6.0V				
Voltage between any two pins	-0.3V to VDD+0.3V				
Current out at any pin	5mA				
Storage Temperature Range	-65°C to 150°C				
Junction Temperature ⁽⁵⁾	+150°C				

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not specified. For ensured specifications and the test conditions, see the Electrical Characteristics Tables.
- (2) For soldering specifications see product folder at www.ti.com and SNOA549
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (4) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).
- (5) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC Board.

Operating Ratings⁽¹⁾

Supply Voltage (V _S =VDD-GND)	1.8V to 5.5V	
Temperature Range		-40°C to 125°C
Package Thermal Resistance (θ _{JA} ⁽²⁾)	16-Pin TSSOP	31°C/W

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not specified. For ensured specifications and the test conditions, see the Electrical Characteristics Tables.
- (2) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC Board.



Electrical Characteristics (1)(2)(3)

Unless otherwise specified, all limits specified for $T_A = 25$ °C. $V_S = (VDD-GND) = 3.3V$. VREF=3.3V. Boldface limits apply at the temperature extremes.

Symbol	Parameter	Condition	Min ⁽⁴⁾	Typ ⁽⁵⁾	Max ⁽⁴⁾	Units
Power supply						
		pH measurement mode		50	54 59	
		Temperature measurement mode, I _{CS} =100uA		300	325 330	
Is	Supply Current ⁽⁶⁾⁽⁷⁾	Temperature measurement mode, I _{CS} =200uA		400	432 437	μA
		Temperature measurement mode, I _{CS} =1000uA		350	364 372	
		Temperature measurement mode, I _{CS} =2000uA		470	477 477	
pH Buffer						
Aol _{pH}	Open loop Gain	INP=1.65V, 300mV = VOUT = VDD- 300mV	90	120		dB
Waa.	Input Voltage Offset ⁽⁶⁾	INP=1/8VREF	-200 -350		200 350	μV
Vos _{pH}		INP=7/8VREF	-200 -350		200 350	
T-1/	Input offset voltage drift ⁽⁸⁾⁽⁹⁾	INP=1/8VREF	-2.5		2.5	uV/°C
TcVos _{pH}		INP=7/8VREF	-2.5		2.5	
VOS ^{pH_drift}	Long term V _{OSpH} drift ⁽¹⁰⁾	500 hours OPL		150		μV
	- Sapar	0V <inp<3.3v< td=""><td>-125</td><td></td><td>125</td><td>fA</td></inp<3.3v<>	-125		125	fA
		0V <inp<3.3v, 85°c<="" td=""><td>-445</td><td></td><td>445</td><td>fA</td></inp<3.3v,>	-445		445	fA
		0V <inp<3.3v, 125°c<="" td=""><td>-1.5</td><td></td><td>1.5</td><td>рА</td></inp<3.3v,>	-1.5		1.5	рА
lb _{pH}	Input bias current at INP ⁽⁹⁾	-500mV<(INP-VCM)<500mV, V _S =0V.	-600		600	fA
P.		-500mV<(INP-VCM)<500mV, 85°C, V _S =0V.	-6.5		6.5	pA
		-500mV<(INP-VCM)<500mV, 125°C, V _S =0V.	-100		100	pA
GBWP _{pH}	Gain Bandwidth Product (9)	C _L =10pF, R _L =1Mohm		220		KHz
CMRR _{pH}	DC_Common mode rejection ratio	1/8VREF <inp<7 8vref<="" td=""><td>80</td><td></td><td></td><td>dB</td></inp<7>	80			dB
Denn	DC Devices a simple maje at its a set its	1.8V <vdd<5v INP=1/8VREF</vdd<5v 	80			40
PSRR _{pH}	DC_Power supply rejection ratio	1.8V <vdd<5v INP=7/8VREF</vdd<5v 	80			dB
En_RMS _{pH}	Input referred noise (low frequency) (9)	Integrated 0.1Hz to 10Hz		2.6		μV _{PP}

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that TJ = TA. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where TJ >TA.
- (2) Positive current corresponds to current flowing into the device.
- (3) The voltage on any pin should not exceed 6V relative to any other pins.
- (4) Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlations using the Statistical Quality Control (SQC) method.
- (5) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material.
- (6) Boldface limits are production tested at 125°C. Limits are specified through correlations using the Statistical Quality Control (SQC) method.
- (7) Excluding all currents which flows out from the device.
- (8) Offset voltage average drift is determined by dividing the change in V_{OS} at the temperature extremes by the total temperature change.
- (9) This parameter is specified by design and/or characterization and is not tested in production.
- (10) Offset voltage long term drift is determined by dividing the change in V_{OS} at time extremes of OPL procedure by the length of the OPL procedure. OPL procedure: 500 hours at 150°C are equivalent to about 15 years.

Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated



Electrical Characteristics (1)(2)(3) (continued)

Unless otherwise specified, all limits specified for $T_A = 25$ °C. $V_S = (VDD-GND) = 3.3V$. VREF=3.3V. Boldface limits apply at the temperature extremes.

Symbol	Parameter	Condition	Min ⁽⁴⁾	Typ ⁽⁵⁾	Max ⁽⁴⁾	Units
en _{pH}	Input referred noise (high frequency) (9)	f=1kHz		90		nV/√ Hz
la a	0	Sourcing, Vout to GND, INP=1.65V	10	13		mA
Isc _{pH}	Output short circuit current (11)	Sinking, Vout to VDD, INP=1.65V	8	12		mA
VCM Buffer						
VCMHI_acc	VCMHI accuracy		-1.6		1.6	mV
Tc_VCMHI	VCMHI temperature coefficient (9) (12)	-40°C <t<sub>A<125°C</t<sub>	-18	-5	8	μV/°C
VCMHI_acc_V REF	VCMHI_acc vs. VREF ⁽⁹⁾⁽¹³⁾	1.8V <vref<5.0v< td=""><td>-500</td><td>-100</td><td>300</td><td>μV/V</td></vref<5.0v<>	-500	-100	300	μV/V
Rout _{VCMHI}	VCMHI Output Impedance ⁽⁹⁾	VCMHI=1/2 VREF		250		ΚΩ
Aol _{VCM}	Open loop Gain ⁽⁶⁾	VCMHI=1/2 VREF, 300mV <vcm<vdd-300mv< td=""><td>90</td><td>120</td><td></td><td>dB</td></vcm<vdd-300mv<>	90	120		dB
Was	() (CAA) (CAALII) (6)	VCMHI=1/8 VREF	-200 -350		200 350	/
Vos _{VCM}	(VCM-VCMHI) ⁽⁶⁾	VCMHI=7/8 VREF	-200 -350		200 350	μV
	Input offset voltage drif ot (VCM-VCMHI) (8) (9)	VCMHI=1/8 VREF	-2.5		2.5	μV/°C
		VCMHI=7/8 VREF	-2.5		2.5	
Zout _{VCM}	Output Impedance (9)	f=1KHz		4		Ω
	R _{VCM} DC_Power supply rejection ratio	1.8V <vdd<5v, VCMHI=1/8VREF</vdd<5v, 	80			dB
PSRR _{VCM}		1.8V <vdd<5v, vcmhi="7/8VREF</td"><td></td><td>80</td><td></td><td></td><td>ив</td></vdd<5v,>		80		
En_RMS _{VCM}	Input referred noise (low frequency) (9)	Integrated 0.1Hz to 10Hz		2.6		μV _{PP}
en _{VCM}	Input referred noise (high frequency) (14)	f=1KHz		90		nV/√ Hz
la a	Output also at aircuit august (15)	Sourcing, Vout to GND VCMHI=1/2VREF	10	16		1
Isc _{VCM}	Output short circuit current ⁽¹⁵⁾	Sinking, Vout to VDD VCMHI=1/2VREF	8	12		mA
Current Source	e		*	*		
I _{cs}	Current Source I _{CAL} , I _{RTD}	Programmable current		100 200 1000 2000		μА
In_RMS _{CS}	Input referred noise (low frequency) (14)	Integrated 0.1Hz to 10Hz		33		nA _{PP}
in _{CS}	Input referred noise (high frequency) (14)	f=1KHz		120		pA/√ Hz
Tcl _{CS}	Current Source drift ⁽¹⁴⁾⁽¹⁶⁾		-200	±35	200	ppm/°C
I_acc _{CS}	Current Source accuracy		-2.5	1	2.5	%

⁽¹¹⁾ The short circuit test is a momentary open loop test.

⁽¹²⁾ VCMHI voltage average drift is determined by dividing the change in VCMHI at the temperature extremes by the total temperature change.

⁽¹³⁾ VCMHI_acc vs. VREF is determined by dividing the change in VCMHI_acc at the VREF extremes by the total VREF change.

⁽¹⁴⁾ This parameter is specified by design and/or characterization and is not tested in production.

⁽¹⁵⁾ The short circuit test is a momentary open loop test.

⁽¹⁶⁾ Current source drift is determined by dividing the change in I_{CS} at the temperature extremes by the total temperature change.



Electrical Characteristics(1)(2)(3) (continued)

Unless otherwise specified, all limits specified for $T_A = 25$ °C. $V_S = (VDD-GND) = 3.3V$. VREF=3.3V. Boldface limits apply at the temperature extremes.

Parameter	Condition	Min ⁽⁴⁾	Typ ⁽⁵⁾	Max ⁽⁴⁾	Units
Input Voltage Offset ⁽¹⁷⁾	+IN_PGA (Internal node) = 500mV	-275 -480		275 480	μV
Input offset voltage drift ⁽¹⁸⁾⁽¹⁹⁾	+IN_PGA (Internal node) = 500mV	-2.5		2.5	uV/°C
Open loop Gain	+IN_PGA (Internal node) = 500mV	90	120		dB
Gain	Programmable gain		5 10		V/V
Gain accuracy		-1.3		1.3	%
Input referred noise (low frequency) (18)	Integrated 0.1Hz to 10Hz		2.6		μV _{PP}
Input referred noise (high frequency) (18)	f=1KHz		90		nV/√Hz
DC_Power supply rejection ratio	1.8V <vdd<5v, +IN_PGA (Internal node) = 500mV</vdd<5v, 	80			dB
Output short circuit current (20)	Sourcing, Vout to GND +IN_PGA (Internal node) = 500mV	10	16		^
	Sinking, Vout to VDD +IN_PGA (Internal node) = 500mV	8	12		mA
ut					
Input impedance ⁽¹⁸⁾			500		ΚΩ
	Input Voltage Offset (17) Input offset voltage drift (18) (19) Open loop Gain Gain Gain accuracy Input referred noise (low frequency) (18) Input referred noise (high frequency) (18) DC_Power supply rejection ratio Output short circuit current (20)	Input Voltage Offset ⁽¹⁷⁾ Input offset voltage drift ⁽¹⁸⁾ (19) Open loop Gain Gain Programmable gain Gain accuracy Input referred noise (low frequency) ⁽¹⁸⁾ Input referred noise (high frequency) ⁽¹⁸⁾ DC_Power supply rejection ratio Output short circuit current ⁽²⁰⁾ Input referred noide (low frequency) ⁽¹⁸⁾ Output short circuit current ⁽²⁰⁾ Input referred noide (high frequency) ⁽¹⁸⁾ Sourcing, Vout to GND +IN_PGA (Internal node) = 500mV Sinking, Vout to VDD +IN_PGA (Internal node) = 500mV	Input Voltage Offset (17)	Input Voltage Offset (17)	Input Voltage Offset (17)

⁽¹⁷⁾ Boldface limits are production tested at 125°C. Limits are specified through correlations using the Statistical Quality Control (SQC) method

- (18) This parameter is specified by design and/or characterization and is not tested in production.
- (19) Offset voltage average drift is determined by dividing the change in V_{OS} at the temperature extremes by the total temperature change.
- (20) The short circuit test is a momentary open loop test.

Electrical Characteristics (Serial Interface)(1)

Unless otherwise specified. All limits specified for $T_A=25$ °C, $V_S=(VDD-GND)=3.3V$.

Symbol	Parameter	Condition	Min ⁽²⁾	Typ ⁽³⁾	Max ⁽²⁾	Units
VIL	Logic Low Threshold				0.3XVDD	V
VIH	Logic High Threshold (SDO pin)		0.7XVDD			V
VOL	Output Logic LOW Threshold	ISDO=100μA			0.2	V
VOL	(SDO pin)	ISDO=2mA			0.4	V
VOH	Output Logic High Throphold	ISDO=100μA	VDD-0.2			V
VOH	Output Logic High Threshold	ISDO=2mA	VDD-04			V
t1	High Period, SCLK		100			ns
t2	Low Period, SCLK		100			ns
t3	Set Up Time, CSB to SCLK		50			ns
t4	Set Up Time, SDI to SCLK	See ⁽⁴⁾	30			ns
t5	Hold Time,S CLK to SDI	565	10			ns
t6	Hold Time,SCLK to SDO_DIAG		40			ns
t7	Hold Time, SCLK Transition to CSB Rising Edge		50			ns

⁽¹⁾ Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that TJ = TA. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where TJ >TA.

Product Folder Links: LMP91200

4) Load for these tests is shown in the timing diagram test circuit.

Submit Documentation Feedback

⁽²⁾ Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlations using the Statistical Quality Control (SQC) method.

⁽³⁾ Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material.



Electrical Characteristics (Serial Interface)(1) (continued)

Unless otherwise specified. All limits specified for T_A=25°C, V_S=(VDD-GND)=3.3V.

Symbol	Parameter	Condition	Min ⁽²⁾	Typ ⁽³⁾	Max ⁽²⁾	Units
t8	CSB Inactive		50			ns
t9	Hold Time, SCLK Transition to CSB Falling Edge	See ⁽⁴⁾	10			ns
t _R /t _F	SDO_DIAG Signal Rise and Fall Times	Diagnostic disabled ⁽⁴⁾⁽⁵⁾		30		ns

(5) This parameter is specified by design and/or characterization and is not tested in production.


Electrical Characteristics (Diagnostic)(1)

Unless otherwise specified. All limits specified for T_A=25°C, V_S=(VDD-GND)=3.3V.

Symbol	Parameter	Condition	Min ⁽²⁾	Typ ⁽³⁾	Max ⁽²⁾	Units
DIAG_t _{SET}	SDO_DIAG setup time (4)			200		ns
DIAG_t _R /DIAG_t _F	Diagnostic Rise and Fall Times (Signal at SDO_DIAG pin, in Diagnostic Mode) (4)			30		ns
DIAG_t _{ON}	Minimum t _{ON} of the diagnostic pulse at SDO_DIAG pin in Diagnostic Mode ⁽⁴⁾			100		ns
VCM_DIAG _{POS}	Positve Diagnostic pulse amplitude ⁽⁴⁾	Base pulse = VCM; High level pulse = VCM+5%VREF		165		mV
VCM_DIAG _{NEG}	Negative Diagnostic pulse amplitude (4)	Base pulse = VCM; High level pulse = VCM-5%VREF		165		mV
VCM_DIAG_acc	Diagnostics Pulse accuracy ⁽⁴⁾			0.1		%
VCM_DIAG _{tr}	Diagnostics Pulse rise time ⁽⁴⁾	10% to 90%, C = 15pF		10		us
VCM_DIAG _{tf}	Diagnostics Pulse fall time ⁽⁴⁾	90% to 10%, C=15pF		10		us

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that TJ = TA. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where TJ >TA.
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlations using the Statistical Quality Control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material.
- (4) This parameter is specified by design and/or characterization and is not tested in production.

Test Circuit Diagrams





TEST CIRCUIT DIAGRAMS




Figure 2. SERIAL INTERFACE TIMING DIAGRAM




Figure 3. DIAGNOSTIC TIMING DIAGRAM

Submit Documentation Feedback



Typical Performance Characteristics

Unless otherwise specified, T_A=25°C, V_S=(VDD-GND)=3.3V, VREF=3.3V.






Figure 4.



pH Buffer Input Bias Current vs. V_{INP} - Device ON



pH Buffer Input Bias Current vs.




Figure 5.

pH Buffer Input Bias Current vs. V_{INP} - Device OFF




Figure 7.

pH Buffer Input Bias Current vs.




Figure 9.

Unless otherwise specified, T_A=25°C, V_S=(VDD-GND)=3.3V, VREF=3.3V.





Figure 10.







Figure 12.



pH Buffer Input Bias Current vs. Temp - Device OFF




Figure 11.

pH Buffer Input Voltage Offset




Figure 13.

pH Buffer TcVos




Figure 15.

Submit Documentation Feedback



Unless otherwise specified, T_A =25°C, V_S =(VDD-GND)=3.3V, VREF=3.3V.




Figure 16.

pH Buffer Time domain Voltage Noise





Figure 18.






Figure 17.

pH Buffer Input Offset Voltage Drift




Figure 19.

pH Buffer CMRR vs. V_{INP} - upper rail




Figure 21.



Unless otherwise specified, T_A=25°C, V_S=(VDD-GND)=3.3V, VREF=3.3V.






Figure 22.



VCM Buffer Input Voltage Offset







Figure 23.



VCM Buffer Input Voltage Offset





Figure 27.


Submit Documentation Feedback



Unless otherwise specified, $T_A=25$ °C, $V_S=(VDD-GND)=3.3V$, VREF=3.3V.








VCM Buffer Time domain Voltage Noise

Figure 30.



VCM Buffer TcVos




Figure 29.

VCM Buffer DC PSRR vs. Temperature




Figure 31.






Figure 33.

Unless otherwise specified, T_A =25°C, V_S =(VDD-GND)=3.3V, VREF=3.3V.




Figure 34.





Figure 36.






Figure 35.






Figure 37.



rigure 39.



Unless otherwise specified, T_A=25°C, V_S=(VDD-GND)=3.3V, VREF=3.3V.







Figure 40.

Current Source (I_{cs}=100µA)



Current Source (I_{cs}=200µA)




Figure 44.




Figure 41.

Temperature coefficient Current Source (I_{cs}=100μA)




Figure 43. g

Temperature coefficient Current Source (Ics=200µA)





Figure 45.




Unless otherwise specified, T_A =25°C, V_S =(VDD-GND)=3.3V, VREF=3.3V.

Current Source (I_{cs}=1000μA)



Current Source (Ics=2000µA)



Current Source accuracy (I_acc_{CS}) vs. Supply Voltage




Figure 50.

Temperature coefficient Current Source (I_{cs}=1000μA)




Figure 47.

Temperature coefficient Current Source (Ics=2000μA)




Figure 49.

Supply current vs. digital input voltage




Figure 51.

Submit Documentation Feedback



Unless otherwise specified, $T_A=25$ °C, $V_S=(VDD-GND)=3.3V$, VREF=3.3V.




Figure 52.




Figure 54.




Figure 53.




Figure 55.



FUNCTIONAL DESCRIPTION

GENERAL INFORMATION

The LMP91200 is a configurable sensor AFE for use in low power analytical sensing applications. The LMP91200 is designed for 2-electrode sensors. This device provides all of the functionality needed to detect changes based on a delta voltage at the sensor. Optimized for low-power applications, the LMP91200 works over a voltage range of 1.8V to 5.5V. With its extremely low input bias current it is optimized for use with pH sensors. Also in absence of supply voltage the very low input bias current reduces degradation of the pH probe when connected to the LMP91200. The Common Mode Output pin (VOCM) provides a common mode offset, which can be programmed to different values to accommodate pH sensor output ranges. For applications requiring a high impedance common mode this option is also available. Two guard pins provide support for high parasitic impedance wiring. Support for an external Pt1000, Pt100, or similar temperature sensor is integrated in the LMP91200. The control of this feature is available through the SPI interface. Additionally, a user controlled sensor diagnostic test is available. This function tests the sensor for proper connection and functionality.

pH Buffer

The pH Buffer is a unity gain buffer with a input bias current in the range of tens fA at room. Its very low bias current introduces a negligible error in the measurement of the pH. The ph buffer is provided with 2 guard pins (GUARD1, GUARD2) in order to minimize the leakage of the input current and to make easy the design of a guard ring.

Common mode selector and VCM buffer

The common mode selector allows to set 7 different values of common mode voltage (from 1/8 VREF to 7/8VREF with 1/8 VREF step) according to the applied voltage reference at VREF pin. Both buffered and unbuffered version of the set common mode voltage are available respectively at VCM pin and VCMHI pin. A copy of the buffered version is present at VOCM pin in case of differential measurement.

Current Source and PGA

The internal current source is programmable current generator which is able to source 4 different current values (100µA, 200µA, 1mA, 2mA) in order to well stimulate Pt100 and Pt1000 thermal resistor. The selected current is sourced from either RTD pin (pin for thermal resistor connection) or CAL pin (pin for reference resistor connection). The voltage across either the thermal resistor or the reference resistor is amplified by the PGA (5V/V, 10V/V) and provided at the VOUT pin when the LMP91200 is set in Temperature measurement mode.

Output Muxes

The output of the LMP91200 can be configured to support both differential and single ended ADC's. When measuring pH the Output signal can be referred either to VCM or GND. When measuring temperature the Output signal is referred to GND. The Output configuration is controlled through the SPI interface.

SERIAL CONTROL INTERFACE OPERATION

All the features of the LMP91200 (Mode of Operation, PGA Gain, Voltage reference, Diagnostic) are by data stored in a programming register. Data to be written into the control register is first loaded into the LMP91200 via the serial interface. The serial interface employs a 16-bit shift register. Data is loaded through the serial data input, SDI. Data passing through the shift register is output through the serial data output, SDO_DIAG. The serial clock, SCK controls the serial loading process. All sixteen data bits are required to correctly program the LMP91200. The falling edge of CSB enables the shift register to receive data. The SCK signal must be high during the falling and rising edge of CSB. Each data bit is clocked into the shift register on the rising edge of SCLK. Data is transferred from the shift register to the holding register on the rising edge of CSB.

Copyright © 2012–2013, Texas Instruments Incorporated Product Folder Links: *LMP91200*

www.ti.com

Configuration Register

Bit	Name	Description
D15	MEAS_MODE	pH measurement (default) Temp measurement
D14	I_MUX	0 RTD (default) 1 CAL
[D13:D12]	I_VALUE	00 100μA (default) 01 200 μA 10 1 mA 11 2 mA
D11	PGA	0 5 V/V (default) 1 10 V/V
[D10 :D8]	VCM	011 7/8Vref 010 3/4Vref 001 5/8Vref 000 1/2Vref (default) 100 1/2Vref 101 3/8Vref 110 1/4Vref 111 1/8 Vref
D7	VOCM	0 VOCM (default) 1 GND
D6	DIAG_EN	DIAG pin disabled (default) DIAG pin enabled
[D5:D0]	RESERVED	RESERVED



Application Information

Theory of pH measurement

pH electrode measurements are made by comparing the readings in a sample with the readings in standards whose pH has been defined (buffers). When a pH sensing electrode comes in contact with a sample, a potential develops across the sensing membrane surface and that membrane potential varies with pH. A reference electrode provides a second, unvarying potential to quantitatively compare the changes of the sensing membrane potential. Nowadays pH electrodes are composed of a sensing electrode with the reference electrode built into the same electrode body, they are called combination electrodes. A high input impedance meter serves as the readout device and calculates the difference between the reference electrode and sensing electrode potentials in millivolts. The millivolts are then converted to pH units according to the Nernst equation.

Electrode behavior is described by the Nernst equation:

E = Eo + (2.3 RT/nF) log aH+, where

E is the measured potential from the sensing electrode,

Eo is related to the potential of the reference electrode,

(2.3 RT/nF) is the Nernst factor,

log aH+ is the pH, (aH+ = activity of Hydrogen ions).

2.3 RT/nF, includes the Gas Law constant (R), Faraday's constant (F), the temperature in degrees Kelvin (T) and the stoichiometric number of ions involved in the process (n). For pH, where n = 1, the Nernst factor is 2.3 RT/F. Since R and F are constants, the factor and therefore electrode behavior is dependent on temperature. The Nernst Factor is equivalent to the electrode slope which is a measure of the electrode response to the ion being detected. When the temperature is 25 °C, the theoretical Nernst slope is 59.16 mV/pH unit.

LMP91200 in pH meter with ATC (Automatic Temperature Compensation)

The most common cause of error in pH measurements is temperature. Temperature variations can influence pH for the following reasons:

- the electrode slope will change with variations in temperature
- buffer and sample pH values will change with temperature

Measurement drift can occur when the internal elements of the pH and reference electrodes are reaching thermal equilibrium after a temperature change. When the pH electrode and temperature probe are placed into a sample that varies significantly in temperature, the measurements can drift because the temperature response of the pH electrode and temperature probe may not be similar and the sample may not have a uniform temperature, so the pH electrode and temperature probe are responding to different environments.

The pH values of buffers and samples will change with variations in temperature because of their temperature dependent chemical equilibria. The pH electrode should be calibrated with buffers that have known pH values at different temperatures. Since pH meters are unable to correct sample pH values to a reference temperature, due to the unique pH versus temperature relationship of each sample, the calibration and measurements should be performed at the same temperature and sample pH values should be recorded with the sample temperature.

The LMP91200 offers in one package all the features to build a pH meter with ATC. Through the SPI Interface is possible to switch from pH measurement mode to temperature measurement mode and collect both temperature and potential of sensing electrode.

pH measurement

The output of a pH electrode ranges from 415 mV to -415 mV as the pH changes from 0 to 14 at 25°C. The output impedance of a pH electrode is extremely high, ranging from 10 M Ω to 1000 M Ω . The low input bias current of the LMP91200 allows the voltage error produced by the input bias current and electrode resistance to be minimal. For example, the output impedance of the pH electrode used is 10 M Ω , if an op amp with 3 nA of Ibias is used, the error caused due to this amplifier's input bias current and the source resistance of the pH electrode is 30 mV! This error can be greatly reduced to 1.25µV by using the LMP91200.



The pH measurement with the LMP91200 is straightforward, the pH electrode needs to be connected between VCM pin and INP pin. The voltage at VCM pin represent the internal zero of the system, so the potential of the electrode (voltage at INP pin) will be refered to VCM voltage. The common mode voltage can be set to well fit the input dynamic range of an external ADC connected between VOUT and VOCM when the LMP91200 is configured with differential output. In Table 1 a typical configuration of the register of the LMP91200 with VCM set at 1/2 of VREF and differential output.

Table 1. Configuration register: pH measurement

Bit	Name	Description
D15	MEAS_MODE	0 pH measurement
D14	I_MUX	
[D13:D12]	I_VALUE	Leave these bits as they have been configured for the temperature measurement.
D11	PGA	modouroment.
[D10 :D8]	VCM	000 1/2 VREEF
D7	VOCM	0 VOCM
D6	DIAG_EN	0 DIAGNOSTIC disabled
[D5:D0]	RESERVED	RESERVED

Temperature measurement

The LMP91200 supports temperature measurement with RTD like Pt100 and Pt1000. According to the RTD connected to the LMP91200 the right amount of exciting current can be programmed: 100µA for Pt1000 and 1mA for Pt100, resulting in a nominal voltage drop of 100mV for both RTD's at 0°C. This voltage can be amplified, using an internal amplifier with a factor of 5 or 10 V/V. In case of high precision temperature measurement it is possible to connect an external high accuracy resistor and implement a calibration procedure. The exciting current sourced by the LMP91200 can be multiplexed either into the RTD or into the external precision resistor in order to implement a 2-step or 3-step temperature measurement. The multi step temperature measurements allows to remove uncertainty of the temperature signal path.

1-step measurement

In the one step measurement the voltage across the RTD (Pt100, Pt1000) due to the exciting current is amplified and measured. The temperature can be calculated according to the following equation:

Temp(°C) = (Pt_{RES}_calculated - Pt_{RES}_nominal)/alpha

where

- alpha is the thermal coefficient of the RTD (it depends on the selected Ptres)
- Pt_{RFS}_nominal is the value of the Ptres at 0degC

(1)

Pt_{RES}_calculated = (VOUT_Pt_{RES}/I_Pt)/PGA_GAIN

where

- VOUT_Pt_{RES} is the amplified voltage across the RTD at VOUT pin (ground referred) when the LMP91200 is configured according to Table 2
- I_Pt is the value of the selected exciting current according to the RTD
- PGA_GAIN is the selected gain of the PGA

(2)

(3)

Inserting Equation 2 in Equation 1 the temperature is given by the following equation:

$$Temp(^{\circ}C) = Temp(^{\circ}C) = ((VOUT_Pt_{RES}/I_Pt)/PGA_GAIN - Pt_{RES}_nominal)/alpha$$



Table 2. Configuration register: 1-step measurement

Bit	Name	Description
D15	MEAS_MODE	1 Temp measurement
D14	I_MUX	0 RTD
[D13:D12]	I_VALUE	00 100μA (Pt1000) 10 1 mA (Pt100)
D11	PGA	1 10 V/V
[D10 :D8]	VCM	Leave these bits as they have been configured for the pH measurement.
D7	VOCM	1 GND
D6	DIAG_EN	0 DIAGNOSTIC disabled
[D5:D0]	RESERVED	RESERVED

The 1-step temperature measurement has a precision of about ±3°C.

2-step measurement

This method requires 2 acquisitions and a precision resistor (R_{REF}) connected between CAL and GND pin, (the RTD is always connected between RTD and GND pin). The first acquisitions measure the voltage across the precision resistor in the same condition (source current and PGA gain) of the next temperature measurement in order to remove the uncertainty on the current source value. The second acquisition measures the voltage across the RTD (similar to the 1-step measure), in this case the formula to calculate the temperature is a little bit more complicate in order to take in account the non-ideality of the system (source current error).

Temp(°C) = (Pt_{RES}_calculated - Pt_{RES}_nominal) /alpha

where

- alpha is the thermal coefficient of the RTD (it depends on the selected Ptres)
- Ptres_nominal is the value of the Ptres at 0degC

(4)

Pt_{RES}_calculated=(VOUT_Pt_{RES}/PGA_GAIN)/I_true

where

- VOUT_Pt_{RES} is the amplified voltage across the RTD at VOUT pin (ground referred), when the LMP91200 is configured according to Table 4
- I_true is the real current which alternatively flows in the external precision resistance R_{REF} and in the RTD
- **PGA_GAIN** is the selected gain of the PGA

(5)

(7)

I_true=(VOUT_R_{REF})/(PGA_GAIN*R_{REF})

where

• **VOUT_R**_{REF} is the amplified voltage across the R_{REF} at VOUT pin (ground referred), when the LMP91200 is configured according to Table 3 (6)

Inserting Equation 5 and Equation 6 in Equation 4 the temperature is given by the following equation:

Temp(°C) = ((VOUT_ Pt_{RFS} /VOUT_ R_{RFF})* R_{RFF} — Pt_{RFS} _nominal) /alpha



Table 3.

Bit	Name	Description				
D15	MEAS_MODE	1 Temp measurement				
D14	I_MUX	1 RCAL				
[D13:D12]	I_VALUE	00 100μA (Pt1000) 10 1 mA (Pt100)				
D11	PGA	1 10 V/V				
[D10 :D8]	VCM	Leave these bits as they have been configured for the pH measurement.				
D7	VOCM	1 GND				
D6	DIAG_EN	0 DIAGNOSTIC disabled				
[D5 :D0]	RESERVED	RESERVED				

Table 4. Configuration register: 2-step measurement

Bit	Name	Description
D15	MEAS_MODE	1 Temp measurement
D14	I_MUX	0 RTD
[D13:D12]	I_VALUE	00 100μA (Pt1000) 10 1 mA (Pt100)
D11	PGA	1 10 V/V
[D10 :D8]	VCM	Leave these bits as they have been configured for the pH measurement.
D7	VOCM	1 GND
D6	DIAG_EN	0 DIAGNOSTIC disabled
[D5:D0]	RESERVED	RESERVED

The 2-step temperature measurement has a precision of about ±0.3°C (with R_{REF} @ 0.01% of tolerance) which is good enough in most of pH meter applications.

3-step measurement

This method requires 3 acquisitions and a precision resistor (R_{REF}) connected between CAL and GND pin, (the RTD is always connected between RTD and GND pin). The first two acquisitions measure the voltage across the precision resistor in 2 different conditions (2 different exciting current and 2 PGA gains) in order to remove the uncertainty of the current source value and the offset of the path. The third acquisition measures the voltage across the RTD (similar to the 1-step measure), in this case the formula to calculate the temperature is more complicate in order to take in account the non-ideality of the system (offset, source current error).

Temp(°C) = (Pt_{RES}_calculated - Pt_{RES}_nominal) /alpha

where

- alpha is the thermal coefficient of the RTD (it depends on the selected Ptres)
- Ptres_nominal is the value of the Ptres at 0degC

(8)

Pt_{RES}_calculated=((VOUT_Pt_{RES}/PGA_GAIN)-Vos)/I_true

where

- VOUT_Pt_{RES} is the amplified voltage across the RTD at VOUT pin (ground referred), when the LMP91200 is configured according to Table 7
- I_true is the real current which alternatively flows in the external precision resistance R_{REF} and in the RTD
- PGA_GAIN is the selected gain of the PGA
- · Vos is the offset of the path

(9)



Vos=(VOUT_R_{REF0}-VOUT_R_{REF1})/5

where

- VOUT_R_{REF0} is the amplified voltage across the R_{REF} at VOUT pin (ground referred), when the LMP91200 is configured according to Table 5
- VOUT_R_{REF 1} is the amplified voltage across the R_{REF} at VOUT pin (ground referred), when the LMP91200 is configured according to Table 6 (10)

I_true=(2*VOUT_R_{RFF1}-VOUT_R_{RFF0})/(10*R_{RFF})

(11)

Inserting Equation 9, Equation 10 and Equation 11 in Equation 8 the temperature is given by the following equation:

 $Temp(^{\circ}C) = (((VOUT_R_{REF0}/PGA_GAIN)-(VOUT_R_{REF0}-VOUT_R_{REF1})/5)/((2*VOUT_R_{REF1}-VOUT_R_{REF0})/(10*R_{REF}))-Pt_{RES}_nominal) / alpha$ (12)

Table 5.

Bit	Name	Description
D15	MEAS_MODE	1 Temp measurement
D14	I_MUX	1 RCAL
[D13:D12]	I_VALUE	01 200μA (Pt1000) 11 2 mA (Pt100)
D11	PGA	0 5 V/V
[D10 :D8]	VCM	Leave these bits as they have been configured for the pH measurement.
D7	VOCM	1 GND
D6	DIAG_EN	0 DIAGNOSTIC disabled
[D5:D0]	RESERVED	RESERVED

Table 6.

Bit	Name	Description				
D15	MEAS_MODE	1 Temp measurement				
D14	I_MUX	1 RCAL				
[D13:D12]	I_VALUE	00 100μA (Pt1000) 10 1 mA (Pt100)				
D11	PGA	1 10 V/V				
[D10 :D8]	VCM	Leave these bits as they have been configured for the pH measurement.				
D7	VOCM	1 GND				
D6	DIAG_EN	0 DIAGNOSTIC disabled				
[D5 :D0]	RESERVED	RESERVED				

Table 7. Configuration register: 3-step measurement

Bit	Name	Description
D15	MEAS_MODE	1 Temp measurement
D14	I_MUX	0 RTD
[D13:D12]	I_VALUE	00 100μA (Pt1000) 10 1 mA (Pt100)
D11	PGA	1 10 V/V
[D10 :D8]	VCM	Leave these bits as they have been configured for the pH measurement.
D7	VOCM	1 GND
D6	DIAG_EN	0 DIAGNOSTIC disabled
[D5:D0]	RESERVED	RESERVED



The 3-step temperature measurement can reach a precision as high as $\pm 0.1^{\circ}$ C (with R_{REF} @ 0.01% of tolerance) when the analog signal is acquired by at least 16 bit ADC. With lower number of bit ADC this method gives the same result of the 2-step measurement due to the low voltage offset of the signal path. As rule of thumb, the 3-step temperature measurement gives good result if he the LSB of the ADC is less than the input offset of the PGA.

Diagnostic Feature

The diagnostic function allows detecting the presence of the sensor and checking the connection of the sensor. A further analysis of the answer of the pH probe to the diagnostic stimulus allows estimating the aging of the pH probe. With the diagnostic function is possible to change slightly (+/- 5% VREF) the Common mode voltage. If the sensor is present it reacts, this reaction gives some information on the status of the connection, the presence of the sensor and its aging. In fact a typical symptom of the aging of a pH probe is the slowness in the answer. It means that a pH probe answers with a smoother step to the diagnostic stimulus as its age increases.

The procedure is enabled and disabled by SPI (refer to). Until bit D6 is at low logic level, VCM stays at the programmed voltage independently by the SDO_DIAG pin status. When bit D6 is tied at high logic level, on the first rising edge of SDO_DIAG, a positive pulse is generate. At the second positive rising edge of SDO_DIAG pin, the positive pulse ends. At the third positive rising edge of SDO_DIAG a negative pulse is generated. At the forth positive rising edge of the SDO_DIAG the negative pulse ends and the routine is stopped and cannot restart until bit D6 is set again at 1.

Layout Consideration

In pH measurement, due to the high impedance of the ph Electrode, careful circuit layout and assembly are required. Guarding techniques are highly recommended to reduce parasitic leakage current by isolating the LMP91200's input from large voltage gradients across the PC board. A guard is a low impedance conductor that surrounds an input line and its potential is raised to the input line's voltage. The input pin should be fully guarded as shown in Figure 56. The guard traces should completely encircle the input connections. In addition, they should be located on both sides of the PCB and be connected together. The LMP91200 makes the guard ring easy to be implemented without any other external op amp. The ring needs to be connected to the guard pins (GUARD1 and GUARD2) which are at the same potential of the INP pin. Solder mask should not cover the input and the guard area including guard traces on either side of the PCB. Sockets are not recommended as they can be a significant leakage source. After assembly, a thorough cleaning using commercial solvent is necessary.

In Figure 56 is showed a typical guard ring circuit when the LMP912000 is interfaced to a pH probe trough a triaxial cable/connector, usually known as 'TRIAX'. The signal conductor and the guard of the triax should be kept at the same potential; therefore, the leakage current between them is practically zero. Since triax has an extra layer of insulation and a second conducting sheath, it offers greater rejection of interference than coaxial cable/connector.




Figure 56. Circuit Board Guard Layout

SNAS571C - JANUARY 2012-REVISED MARCH 2013



REVISION HISTORY

Cr	nanges from Revision B (March 2013) to Revision C	Pa	ge
•	Changed layout of National Data Sheet to TI format		25

il Documentation Feedback







22-Mar-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
LMP91200MT/NOPB	ACTIVE	TSSOP	PW	16	92	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR		LMP912 00MT	Samples
LMP91200MTX/NOPB	ACTIVE	TSSOP	PW	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR		LMP912 00MT	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Mar-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMP91200MTX/NOPB	TSSOP	PW	16	2500	330.0	12.4	6.95	8.3	1.6	8.0	12.0	Q1

www.ti.com 26-Mar-2013



*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMP91200MTX/NOPB	TSSOP	PW	16	2500	367.0	367.0	35.0

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>