

www.ti.com

SNCS103C-NOVEMBER 2004-REVISED SEPTEMBER 2005

# LMH6574 4:1 High Speed Video Multiplexer

Check for Samples: LMH6574

### FEATURES

- 500 MHz, 500 mV -3 dB Bandwidth,  $A_V = 2$
- 400 MHz,  $2V_{PP}$  –3 dB Bandwidth,  $A_V = 2$
- 8 ns Channel Switching Time
- 70 dB Channel to Channel Isolation @ 10 MHz
- 0.02%, 0.05° Diff. Gain, Phase
- 0.1 dB Gain Flatness to 150 MHz
- 2200 V/µs Slew Rate
- Wide Supply Voltage Range: 6V (±3V) to 12V (±6V)
- -68 dB HD2 @ 5 MHz
- -84 dB HD3 @ 5 MHz

## **APPLICATIONS**

- Video Router
- Multi Input Video Monitor
- Instrumentation/Test Equipment
- Receiver IF Diversity Switch
- Multi Channel A/D Driver
- Picture in Picture Video Switch

#### **Connection Diagram**

### DESCRIPTION

The LMH<sup>TM</sup> 6574 is a high performance analog multiplexer optimized for professional grade video and other high fidelity high bandwidth analog applications. The output amplifier selects any one of four buffered input signals based on the state of the two address bits. The LMH6574 provides a 400 MHz bandwidth at 2 V<sub>PP</sub> output signal levels. Multimedia and high definition television (HDTV) applications can benefit from the LMH6574's 0.1 dB bandwidth of 150 MHz and its 2200 V/µs slew rate.

The LMH6574 supports composite video applications with its 0.02% and 0.05° differential gain and phase errors for NTSC and PAL video signals while driving a single, back terminated 75 $\Omega$  load. An 80 mA linear output current is available for driving multiple video load applications.

The LMH6574 gain is set by external feedback and gain set resistors for maximum flexibility.

The LMH6574 is available in the 14 pin SOIC package.




Figure 1. 14-Pin SOIC (Top View)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. LMH is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



www.ti.com

#### Truth Table

| A1 | A0 | EN | SD | OUT      |
|----|----|----|----|----------|
| 1  | 1  | 0  | 0  | CH 3     |
| 1  | 0  | 0  | 0  | CH2      |
| 0  | 1  | 0  | 0  | CH1      |
| 0  | 0  | 0  | 0  | CH 0     |
| Х  | Х  | 1  | 0  | Disable  |
| Х  | х  | Х  | 1  | Shutdown |
|    |    |    |    |          |



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings<sup>(1)(2)</sup>

| ESD Tolerance <sup>(3)</sup>                      | Human Body Model                | 2000V                   |
|---|---------------------------------|-------------------------|
| ESD Tolerance                                     | Machine Model                   | 200V                    |
| Supply Voltage (V <sup>+</sup> − V <sup>−</sup> ) |                                 | 13.2V                   |
| I <sub>OUT</sub> <sup>(4)</sup>                   |                                 | 130 mA                  |
| Signal & Logic Input Pin Voltage                  |                                 | ±(V <sub>S</sub> +0.6V) |
| Signal & Logic Input Pin Current                  |                                 | ±20 mA                  |
| Maximum Junction Temperature                      |                                 | +150°C                  |
| Storage Temperature Range                         |                                 | −65°C to +150°C         |
| Caldering Information                             | Infrared or Convection (20 sec) | 235 °C                  |
| Soldering Information                             | Wave Soldering (10 sec)         | 260 °C                  |

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

(3) Human Body model, 1.5 k $\Omega$  in series with 100 pF. Machine model, 0 $\Omega$  In series with 200 pF.

(4) The maximum output current (I<sub>OUT</sub>) is determined by the device power dissipation limitations (The junction temperature cannot be allowed to exceed 150°C). See the POWER DISSIPATION section for more details. A short circuit condition should be limited to 5 seconds or less.

### Operating Ratings<sup>(1)</sup>

|                       |             |                    | 1               |
|-----------------------|-------------|--------------------|-----------------|
| Operating Temperature |             |                    | −40 °C to 85 °C |
| Supply Voltage Range  | 6V to 12V   |                    |                 |
| Thermal Resistance    |             |                    |                 |
| Deskere               |             | (θ <sub>JA</sub> ) | 130°C/W         |
| Package               | 14-Pin SOIC | $(\theta_{IC})$    | 40°C/W          |

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables. TEXAS INSTRUMENTS

SNCS103C - NOVEMBER 2004 - REVISED SEPTEMBER 2005

#### www.ti.com

#### ±5V Electrical Characteristics

 $V_S = \pm 5V$ ,  $R_L = 100\Omega$ ,  $A_V = 2 V/V$ ,  $R_F = 575 \Omega$ ,  $T_J = 25 °C$ , Unless otherwise specified. **Bold** numbers specify limits at temperature extremes.

| Symbol     | Parameter                                      | Conditions <sup>(1)</sup>                          | Min                 | Тур    | Max                     | Units  |
|------------|--|--|---------------------|--------|-------------------------|--------|
| Frequenc   | y Domain Performance                           |  |                     |        |                         |        |
| SSBW       | -3 dB Bandwidth                                | $V_{OUT} = 0.5 V_{PP}$                             |                     | 500    |                         | MHz    |
| LSBW       | -3 dB Bandwidth                                | V <sub>OUT</sub> = 2 V <sub>PP</sub>               |                     | 400    |                         | MHz    |
| .1 dBBW    | 0.1 dB Bandwidth                               | $V_{OUT} = 0.25 V_{PP}$                            |                     | 150    |                         | MHz    |
| DG         | Differential Gain                              | R <sub>L</sub> = 150Ω, f = 4.43 MHz                |                     | 0.02   |                         | %      |
| DP         | Differential Phase                             | $R_{L} = 150\Omega, f = 4.43MHz$                   |                     | 0.05   |                         | deg    |
| XTLK       | Channel to Channel Crosstalk                   | All Hostile, 5 MHz                                 |                     | -85    |                         | dB     |
| Time Don   | nain Response                                  | -  |                     | 4      |                         |        |
| TRS        | Channel to Channel Switching Time              | Logic Transition to 90% Output                     |                     | 8      |                         | ns     |
|            | Enable and Disable Times                       | Logic Transition to 90% or 10% Output              |                     | 10     |                         | ns     |
| TRL        | Rise and Fall Time                             | 4V Step  |                     | 2.4    |                         | ns     |
| TSS        | Settling Time to 0.05%                         | 2V Step  |                     | 17     |                         | ns     |
| OS         | Overshoot                                      | 2V Step  |                     | 5      |                         | %      |
| SR         | Slew Rate                                      | 4V Step  |                     | 2200   |                         | V/µs   |
| Distortion | 1  | •  |                     | +      | •                       | •      |
| HD2        | 2 <sup>nd</sup> Harmonic Distortion            | 2 V <sub>PP</sub> , 5 MHz                          |                     | -68    |                         | dBc    |
| HD3        | 3 <sup>rd</sup> Harmonic Distortion            | 2 V <sub>PP</sub> , 5 MHz                          |                     | -84    |                         | dBc    |
| IMD        | 3 <sup>rd</sup> Order Intermodulation Products | 10 MHz, Two Tones 2 V <sub>PP</sub> at Output      |                     | -80    |                         | dBc    |
| Equivaler  | nt Input Noise                                 | -  |                     | 4      |                         |        |
| VN         | Voltage  | >1 MHz, Input Referred                             |                     | 5      |                         | nV√Hz  |
| ICN        | Current  | >1 MHz, Input Referred                             |                     | 5      |                         | pA/√Hz |
| Static, DC | Performance                                    | -  |                     | 1      | I                       | I      |
| CHGM       | Channel to Channel Gain Difference             | DC, Difference in Gain Between<br>Channels         |                     | ±0.005 | ±0.032<br><b>±0.035</b> | %      |
| VIO        | Input Offset Voltage <sup>(2)</sup>            | V <sub>IN</sub> = 0V                               |                     | 1      | +20<br>+25              | mV     |
| DVIO       | Offset Voltage Drift                           |  |                     | 30     |                         | μV/°C  |
| IBN        | Input Bias Current <sup>(2)(3)</sup>           | V <sub>IN</sub> = 0V                               |                     | -3     | ±5<br><b>±5.6</b>       | μA     |
| DIBN       | Bias Current Drift                             |  |                     | 11     |                         | nA/°C  |
|            | Inverting Input Bias Current                   | Pin 12, Feedback Point,<br>V <sub>IN</sub> = 0V    |                     | -7     | ±10<br><b>±13</b>       |        |
| PSRR       | Power Supply Rejection Ratio <sup>(2)</sup>    | DC, Input Referred                                 | 47<br><b>45</b>     | 54     |                         | dB     |
| ICC        | Supply Current <sup>(2)</sup>                  | No Load  |                     | 13     | 16<br><b>18</b>         | mA     |
|            | Supply Current Disabled <sup>(2)</sup>         | ENABLE>2V  |                     | 4.7    | 5.8<br><b>5.9</b>       | mA     |
|            | Supply Current Shutdown                        | SHUTDOWN > 2V                                      |                     | 1.8    | 2.5<br><b>2.6</b>       | mA     |
| VIH        | Logic High Threshold <sup>(2)</sup>            | Select & Enable Pins (SD & EN)                     | 2.0                 |        |                         | V      |
| VIL        | Logic Low Threshold <sup>(2)</sup>             | Select & Enable Pins (SD & EN)                     |                     |        | 0.8                     | V      |
| liL        | Logic Pin Input Current Low <sup>(3)</sup>     | Logic Input = 0V Select & Enable Pins<br>(SD & EN) | -2.9<br><b>-8.5</b> | -1     |                         | μA     |

(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No ensure of parametric performance is indicated in the electrical tables under conditions of internal self heating where  $T_J > T_A$ . See Application Notes for information on temperature de-rating of this device. Min/Max ratings are based on product testing, characterization and simulation. Individual parameters are tested as noted.

(2) Parameters ensured by electrical testing at 25°C.

(3) Positive Value is current into device.

Copyright © 2004–2005, Texas Instruments Incorporated



www.ti.com

### ±5V Electrical Characteristics (continued)

 $V_S = \pm 5V$ ,  $R_L = 100\Omega$ ,  $A_V = 2$  V/V,  $R_F = 575 \Omega$ ,  $T_J = 25$  °C, Unless otherwise specified. **Bold** numbers specify limits at temperature extremes.

| Symbol    | Parameter                                   | Conditions <sup>(1)</sup>                             | Min                                    | Тур  | Max               | Units |
|-----------|---|---|--|------|-------------------|-------|
| liH       | Logic Pin Input Current High <sup>(3)</sup> | Logic Input = 2.0V, Select & Enable Pins<br>(SD & EN) |  | 47   | 68<br><b>72.5</b> | μA    |
| Miscellan | eous Performance                            |   |  |      |                   |       |
| RIN+      | Input Resistance                            |   |  | 5    |                   | kΩ    |
| CIN       | Input Capacitance                           |   |  | 0.8  |                   | pF    |
| ROUT      | Output Resistance                           | Output Active, ( $\overline{EN}$ and SD < 0.8 V)      |  | 0.04 |                   | Ω     |
| ROUT      | Output Resistance                           | Output Disabled, ( $\overline{EN}$ or SD > 2V)        |  | 3000 |                   | Ω     |
| COUT      | Output Capacitance                          | Output Disabled, ( $\overline{EN}$ or SD > 2V)        |  | 3.1  |                   | pF    |
| VO        | Output Voltage Range                        | No Load   | ±3.54<br><b>±3.53</b>                  | ±3.7 |                   | V     |
| VOL       |   | $R_L = 100\Omega$                                     | ±3.18<br><b>±3.17</b>                  | ±3.5 |                   | V     |
| CMIR      | Input Voltage Range                         |   | ±2.5                                   | ±2.6 |                   | V     |
| IO        | Linear Output Current <sup>(2)(3)</sup>     | V <sub>IN</sub> = 0V                                  | +60<br>-70<br><b>+50</b><br><b>-60</b> | ±80  |                   | mA    |
| ISC       | Short Circuit Current <sup>(4)</sup>        | $V_{IN} = \pm 2V$ , Output Shorted to Ground          |  | ±230 |                   | mA    |

(4) The maximum output current (I<sub>OUT</sub>) is determined by the device power dissipation limitations (The junction temperature cannot be allowed to exceed 150°C). See the POWER DISSIPATION section for more details. A short circuit condition should be limited to 5 seconds or less.



#### www.ti.com

#### ±3.3V Electrical Characteristics

| $V_0 = +3.3V R_1 = 1000 A$                     | $v = 2 V/V R_{r} = 575 C$                     | Ω; Unless otherwise specified. |
|--|---|--------------------------------|
| $V_{S} = \pm 0.00$ , $V_{I} = 10032$ , $N_{I}$ | $v_{i} = 2 v_{i} v_{i}$ , $v_{i} = 0.0 s_{i}$ |                                |

| Symbol     | Parameter                           | Conditions <sup>(1)</sup>                    | Min | Тур  | Max | Units |
|------------|-------------------------------------|--|-----|------|-----|-------|
| Frequency  | Domain Performance                  |  |     |      |     |       |
| SSBW       | -3 dB Bandwidth                     | $V_{OUT} = 0.5 V_{PP}$                       |     | 475  |     | MHz   |
| LSBW       | -3 dB Bandwidth                     | $V_{OUT} = 2.0 V_{PP}$                       |     | 375  |     | MHz   |
| 0.1 dBBW   | 0.1 dB Bandwidth                    | $V_{OUT} = 0.5 V_{PP}$                       |     | 100  |     | MHz   |
| GFP        | Peaking                             | DC to 200 MHz                                |     | 0.4  |     | dB    |
| XTLK       | Channel to Channel Crosstalk        | All Hostile, f = 5 MHz                       |     | -85  |     | dBc   |
| Time Dom   | ain Response                        |  |     |      |     |       |
| TRL        | Rise and Fall Time                  | 2V Step                                      |     | 2    |     | ns    |
| TSS        | Settling Time to 0.05%              | 2V Step                                      |     | 20   |     | ns    |
| OS         | Overshoot                           | 2V Step                                      |     | 5    |     | %     |
| SR         | Slew Rate                           | 2V Step                                      |     | 1400 |     | V/µs  |
| Distortion |                                     |  |     |      |     |       |
| HD2        | 2 <sup>nd</sup> Harmonic Distortion | 2 V <sub>PP</sub> , 10 MHz                   |     | -67  |     | dBc   |
| HD3        | 3 <sup>rd</sup> Harmonic Distortion | 2 V <sub>PP</sub> , 10 MHz                   |     | -87  |     | dBc   |
| Static, DC | Performance                         |  |     |      |     |       |
| VIO        | Input Offset Voltage                | $V_{IN} = 0V$                                |     | -5   |     | mV    |
| IBN        | Input Bias Current <sup>(2)</sup>   | $V_{IN} = 0V$                                |     | -3   |     | μA    |
| PSRR       | Power Supply Rejection Ratio        | DC, Input Referred                           |     | 49   |     | dB    |
| ICC        | Supply Current                      | No Load                                      |     | 12   |     | mA    |
| VIH        | Logic High Threshold                | Select & Enable Pins (SD & EN)               | 1.3 |      |     | V     |
| VIL        | Logic Low Threshold                 | Select & Enable Pins (SD & EN)               |     |      | 0.4 | V     |
| Miscellane | ous Performance                     |  |     |      |     |       |
| RIN+       | Input Resistance                    |  |     | 5    |     | kΩ    |
| CIN        | Input Capacitance                   |  |     | 0.8  |     | pF    |
| ROUT       | Output Resistance                   |  |     | 0.06 |     | Ω     |
| VO         | Output Voltage Range                | No Load                                      |     | ±2   |     | V     |
| VOL        |                                     | $R_L = 100\Omega$                            |     | ±1.8 |     | V     |
| CMIR       | Input Voltage Range                 |  |     | ±1.2 |     | V     |
| Ю          | Linear Output Current               | V <sub>IN</sub> = 0V                         |     | ±60  |     | mA    |
| ISC        | Short Circuit Current               | $V_{IN} = \pm 1V$ , Output Shorted to Ground |     | ±150 |     | mA    |

Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No ensure of parametric performance is indicated in the electrical tables under conditions of internal self heating where T<sub>J</sub> > T<sub>A</sub>. See Application Notes for information on temperature de-rating of this device. Min/Max ratings are based on product testing, characterization and simulation. Individual parameters are tested as noted.


(2) Positive Value is current into device.


TEXAS INSTRUMENTS

www.ti.com











6




#### www.ti.com


## Typical Performance Characteristics (continued)





SNCS103C-NOVEMBER 2004-REVISED SEPTEMBER 2005






**Typical Performance Characteristics (continued)**  $V_s = \pm 5V$ ,  $R_L = 100\Omega$ ,  $A_V = 2$ ,  $R_F = R_G = 575\Omega$ ; unless otherwise specified. **SHUTDOWN Switching** Shutdown Glitch 0.5 0.5 V<sub>IN</sub> = 0V 0.25 0.25  $A_V = 2$ Vout SHUTDOWN VOLTAGE (V) 0 0 SHUTDOWN (V) Vout -0.25 OUTPUT (V) Vout (V) -0.25 -0.5 -0.5 3 -0.75 6 2 SHUTDOWN 4 1 2 SHUTDOWN 0 0 0 10 20 30 40 50 60 70 80 0 20 40 60 80 100 120 140 160 TIME (ns) TIME (ns) Figure 14. Figure 15. **ENABLE** Switching **Disable Glitch** 0.5 0.5  $V_{IN} = 0V$ 0.25 0.25  $A_V = 2$ VOUT 0 0 VOUT -0.25 OUTPUT (V) ENABLE (V) ENABLE (V) Vout (V) -0.25 -0.5 -0.5 3 6 2 4 ENABLE 1 2 ENABLE 0 0 20 30 40 50 0 10 60 70 80 20 40 80 100 120 140 160 0 60 TIME (ns) TIME (ns) Figure 17. Figure 16. HD2 vs. Frequency HD3 vs. Frequency -40 -40  $V_{OUT} = 2 V_{PP}$  $V_{OUT} = 2 V_{PP}$ CH3 -50 -50 DISTORTION (dBc) **DISTORTION (dBc)** -60 -60 CH2 -70 -70 HD3 ALL CHANNELS CH0 -80 -80 CH1 -90 -90 -100 -100 100 10 100 10 1 1 FREQUENCY (MHz) FREQUENCY (MHz) Figure 19. Figure 18.


8

www.ti.com





Positive Value is current into device. (1)





www.ti.com



#### www.ti.com

#### **APPLICATION NOTES**

### **GENERAL INFORMATION**




Figure 28. Typical Application

The LMH6574 is a high-speed 4:1 analog multiplexer, optimized for very high speed and low distortion. With selectable gain and excellent AC performance, the LMH6574 is ideally suited for switching high resolution, presentation grade video signals. The LMH6574 has no internal ground reference. Single or split supply configurations are both possible. The LMH6574 features very high speed channel switching and disable times. When disabled the LMH6574 output is high impedance making MUX expansion possible by combining multiple devices. See MULTIPLEXER EXPANSION below.

#### VIDEO PERFORMANCE

The LMH6574 has been designed to provide excellent performance with production quality video signals in a wide variety of formats such as HDTV and High Resolution VGA. Best performance will be obtained with back-terminated loads. The back termination reduces reflections from the transmission line and effectively masks transmission line and other parasitic capacitances from the amplifier output stage. Figure 28 shows a typical configuration for driving a 75 $\Omega$ . Cable. The output buffer is configured for a gain of 2, so using back terminated loads will give a net gain of 1.



www.ti.com

### FEEDBACK RESISTOR SELECTION




Figure 29. Suggested R<sub>F</sub> vs. Gain

The LMH6574 has a current feedback output buffer with gain determined by external feedback ( $R_F$ ) and gain set ( $R_G$ ) resistors. With current feedback amplifiers, the closed loop frequency response is a function of  $R_F$ . For a gain of 2 V/V, the recommended value of  $R_F$  is 575 $\Omega$ . For other gains see Figure 29. Generally, lowering  $R_F$  from the recommended value will peak the frequency response and extend the bandwidth while increasing the value of  $R_F$  will cause the frequency response to roll off faster. Reducing the value of  $R_F$  too far below the recommended value will cause overshoot, ringing and, eventually, oscillation.

Since all applications are slightly different it is worth some experimentation to find the optimal  $R_F$  for a given circuit. For more information see Application Note OA-13 (SNOA366) which describes the relationship between  $R_F$  and closed-loop frequency response for current feedback operational amplifiers. The impedance looking into pin 12 is approximately 20 $\Omega$ . This allows for good bandwidth at gains up to 10 V/V. When used with gains over 10 V/V, the LMH6574 will exhibit a "gain bandwidth product" similar to a typical voltage feedback amplifier. For gains of over 10 V/V consider selecting a high performance video amplifier like the LMH6720 to provide additional gain.

### SD vs. EN

The LMH6574 has both shutdown and disable capability. The shutdown feature affects the entire chip, whereas the disable function only affects the output buffer. When in shutdown mode, minimal power is consumed. The shutdown function is very fast, but causes a very brief spike of about 400 mV to appear on the output. When in shutdown mode the LMH6574 consumes only 1.8 mA of supply current. For maximum input to output isolation use the shutdown function.

The EN pin only disables the output buffer which results in a substantially reduced output glitch of only 50 mV. While disabled the chip consumes 4.7 mA, considerably more than when shutdown. This is because the input buffers are still active. For minimal output glitch use the EN pin. Also, care should be taken to ensure that, while in the disabled state, the voltage differential between the active input buffer (the one selected by pins A0 and A1) and the output pin stays less than 2V. As the voltage differential increases, input to output isolation decreases. Normally this is not an issue. See the section on MULTIPLEXER EXPANSION for further details.

To reduce the output glitch when using the SD pin, switch the  $\overline{EN}$  pin at least 10 ns before switching the SD pin. This can be accomplished by using an RC delay circuit between the two pins if only one control signal is available.


Logic inputs "SD" and " $\overline{EN}$ " will revert to the "High", while "A<sub>0</sub>" and "A<sub>1</sub>" will revert to the "Low" state when left floating.



#### www.ti.com

#### MULTIPLEXER EXPANSION

Figure 30 shows an 8:1 MUX using two LMH6574s.








Figure 31. Delay Circuit Implementation

If it is important in the end application to make sure that no two inputs are presented to the output at the same time, an optional delay block can be added, to drive the SHUTDOWN pin of each device. Figure 31 shows one possible approach to this delay circuit. The delay circuit shown will delay SHUTDOWN's H to L transitions ( $R_1$  and  $C_1$  decay) but won't delay its L to H transition.  $R_2$  should be kept small compared to  $R_1$  in order to not reduce the SHUTDOWN voltage and to produce little or no delay to SHUTDOWN.

Copyright © 2004–2005, Texas Instruments Incorporated



www.ti.com

With the SHUTDOWN pin putting the output stage into a high impedance state, several LMH6574's can be tied together to form a larger input MUX. However, there is a loading effect on the active output caused by the unselected devices. The circuit in Figure 32 shows how to compensate for this effect. For the 16:1 MUX function shown in Figure 32 below the gain error would be about -0.8 dB, or about 9%. In the circuit in Figure 32, resistor ratios have been adjusted to compensate for this gain error. By adjusting the gain of each multiplexer circuit the error can be reduced to the tolerance of the resistors used (1% in this example).




Figure 32. Multiplexer Gain Compensation

Disabling of the LMH6574 using the  $\overline{\text{EN}}$  pin is not recommended for use when doing multiplexer expansion. While disabled, If the voltage between the selected input and the chip output exceeds approximately 2V the device will begin to enter a soft breakdown state. This will show up as reduced input to output isolation. The signal on the non-inverting input of the output driver amplifier will leak through to the inverting input, and then to the output through the feedback resistor. The worst case is a gain of 1 configuration where the non inverting input follows the active input buffer and (through the feedback resistor) the inverting input follows the voltage driving the output stage. The solution for this is to use shutdown mode for multiplexer expansion.

### **Other Applications**

The LMH6574 could support a multi antenna receiver with up to four separate antennas. Monitoring the signal strength of all 4 antennas and connecting the strongest signal to the final IF stage would provide effective spacial diversity.


For direction finding, the LMH6574 could be used to provide high speed sampling of four separate antennas to a single DSP which would use the information to calculate the direction of the received signal.

#### DRIVING CAPACITIVE LOADS

Capacitive output loading applications will benefit from the use of a series output resistor  $R_{OUT}$ . Figure 33 shows the use of a series output resistor,  $R_{OUT}$ , to stabilize the amplifier output under capacitive loading. Capacitive loads of 5 to 120 pF are the most critical, causing ringing, frequency response peaking and possible oscillation. The chart Figure 34 gives a recommended value for selecting a series output resistor for mitigating capacitive loads. The values suggested in the charts are selected for 0.5 dB or less of peaking in the frequency response. This gives a good compromise between settling time and bandwidth. For applications where maximum frequency response is needed and some peaking is tolerable, the value of  $R_{OUT}$  can be reduced slightly from the recommended values.

FXAS

NSTRUMENTS








Figure 34. Suggested R<sub>OUT</sub> vs. Capacitive Load




Figure 35. Frequency Response vs. Capacitive Load

#### LAYOUT CONSIDERATIONS

Whenever questions about layout arise, use the evaluation board as a guide. The LMH730276 is the evaluation board supplied with samples of the LMH6574. To reduce parasitic capacitances, ground and power planes should be removed near the input and output pins. For long signal paths controlled impedance lines should be used, along with impedance matching elements at both ends. Bypass capacitors should be placed as close to the device as possible. Bypass capacitors from each rail to ground are applied in pairs. The larger electrolytic bypass capacitors can be located farther from the device, the smaller ceramic capacitors should be placed as close to the device as possible. In Figure 28, the capacitor between V<sup>+</sup> and V<sup>-</sup> is optional, but is recommended for best second harmonic distortion. Another way to enhance performance is to use pairs of 0.01  $\mu$ F and 0.1  $\mu$ F ceramic capacitors for each supply bypass.

Copyright © 2004–2005, Texas Instruments Incorporated

www.ti.com

## POWER DISSIPATION

The LMH6574 is optimized for maximum speed and performance in the small form factor of the standard SOIC package. To ensure maximum output drive and highest performance, thermal shutdown is not provided. Therefore, it is of utmost importance to make sure that the  $T_{JMAX}$  is never exceeded due to the overall power dissipation.

Follow these steps to determine the Maximum power dissipation for the LMH6574:

1. Calculate the quiescent (no-load) power.

$$\mathsf{P}_{\mathsf{AMP}} = \mathsf{I}_{\mathsf{CC}}^* (\mathsf{V}_{\mathsf{S}})$$

where

2. Calculate the RMS power dissipated in the output stage:

 $P_D (rms) = rms ((V_S - V_{OUT}) * I_{OUT})$ 

where

- $V_{OUT}$  is the voltage across the external load
- I<sub>OUT</sub> is the current through the external load
- V<sub>S</sub> is the total supply voltage
- 3. Calculate the total RMS power:  $P_T = P_{AMP} + P_D$ .

The maximum power that the LMH6574 package can dissipate at a given temperature can be derived with the following equation:

 $P_{MAX} = (150^{\circ} - T_{AMB})/ \theta_{JA}$ 

where

- T<sub>AMB</sub> = Ambient temperature (°C)
- $\theta_{JA}$  = Thermal resistance, from junction to ambient, for a given package (°C/W)

(3)

(1)

(2)

For the SOIC package  $\theta_{JA}$  is 130 °C/W.

### ESD PROTECTION

The LMH6574 is protected against electrostatic discharge (ESD) on all pins. The LMH6574 will survive 2000V Human Body model and 200V Machine model events. Under normal operation the ESD diodes have no effect on circuit performance. There are occasions, however, when the ESD diodes will be evident. If the LMH6574 is driven by a large signal while the device is powered down the ESD diodes will conduct. The current that flows through the ESD diodes will either exit the chip through the supply pins or will flow through the device, hence it is possible to power up a chip with a large signal applied to the input pins. Using the shutdown mode is one way to conserve power and still prevent unexpected operation.

### **EVALUATION BOARDS**

Texas Instruments provides the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization. Many of the data sheet plots were measured with this board.

| Device  | Package | Evaluation Board |
|---------|---------|------------------|
| LMH6574 | SOIC    | LMH730276        |

An evaluation board can be shipped when a sample request is placed with Texas Instruments. Samples can be ordered on the TI web page.



### PACKAGING INFORMATION

| Orderable Device | Status | Package Type | •       | Pins | •    | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Top-Side Markings | Samples |
|------------------|--------|--------------|---------|------|------|----------------------------|------------------|--------------------|--------------|-------------------|---------|
|                  | (1)    |              | Drawing |      | Qty  | (2)                        |                  | (3)                |              | (4)               |         |
| LMH6574MA        | ACTIVE | SOIC         | D       | 14   | 55   | TBD                        | Call TI          | Call TI            | -40 to 85    | LMH65<br>74MA     | Samples |
| LMH6574MA/NOPB   | ACTIVE | SOIC         | D       | 14   | 55   | Green (RoHS<br>& no Sb/Br) | CU SN            | Level-1-260C-UNLIM | -40 to 85    | LMH65<br>74MA     | Samples |
| LMH6574MAX       | ACTIVE | SOIC         | D       | 14   | 2500 | TBD                        | Call TI          | Call TI            | -40 to 85    | LMH65<br>74MA     | Samples |
| LMH6574MAX/NOPB  | ACTIVE | SOIC         | D       | 14   | 2500 | Green (RoHS<br>& no Sb/Br) | CU SN            | Level-1-260C-UNLIM | -40 to 85    | LMH65<br>74MA     | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

11-Apr-2013

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




| *All dimensions are nominal |                 |                    |    |      |                          |                          |            |            |            |            |           |                  |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                      | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| LMH6574MAX                  | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.35       | 2.3        | 8.0        | 16.0      | Q1               |
| LMH6574MAX/NOPB             | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.35       | 2.3        | 8.0        | 16.0      | Q1               |

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

8-Apr-2013



\*All dimensions are nominal

| Device          | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LMH6574MAX      | SOIC         | D               | 14   | 2500 | 367.0       | 367.0      | 35.0        |
| LMH6574MAX/NOPB | SOIC         | D               | 14   | 2500 | 367.0       | 367.0      | 35.0        |

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products                     |                          | Applications                  |                                   |
|------------------------------|--------------------------|-------------------------------|-----------------------------------|
| Audio                        | www.ti.com/audio         | Automotive and Transportation | www.ti.com/automotive             |
| Amplifiers                   | amplifier.ti.com         | Communications and Telecom    | www.ti.com/communications         |
| Data Converters              | dataconverter.ti.com     | Computers and Peripherals     | www.ti.com/computers              |
| DLP® Products                | www.dlp.com              | Consumer Electronics          | www.ti.com/consumer-apps          |
| DSP                          | dsp.ti.com               | Energy and Lighting           | www.ti.com/energy                 |
| Clocks and Timers            | www.ti.com/clocks        | Industrial                    | www.ti.com/industrial             |
| Interface                    | interface.ti.com         | Medical                       | www.ti.com/medical                |
| Logic                        | logic.ti.com             | Security                      | www.ti.com/security               |
| Power Mgmt                   | power.ti.com             | Space, Avionics and Defense   | www.ti.com/space-avionics-defense |
| Microcontrollers             | microcontroller.ti.com   | Video and Imaging             | www.ti.com/video                  |
| RFID                         | www.ti-rfid.com          |                               |                                   |
| OMAP Applications Processors | www.ti.com/omap          | TI E2E Community              | e2e.ti.com                        |
| Wireless Connectivity        | www.ti.com/wirelessconne | ectivity                      |                                   |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated