

## 3 Gbps HD/SD SDI Reclocker with 4:1 Input Mux and FR4 EQs

Check for Samples: [LMH0356](#)

### FEATURES

- Supports SMPTE 424M, SMPTE 292M, and SMPTE 259M (C) Serial Digital Video Standards
- Supports 270 Mbps, 1.483 Gbps, 1.485 Gbps, 2.967 Gbps, and 2.97 Gbps Serial Data Rate Operation
- Supports DVB-ASI at 270 Mbps
- Single 3.3V Supply Operation
- 430 mW Typical Power Consumption
- Integrated 4:1 Multiplexed Input
- 0-30" FR4 Equalizer on Each Multiplexed Input
- Two Differential, Reclocked Outputs
- Choice of Second Reclocked Output or Recovered Clock Output
- Single 27 MHz External Crystal or Reference Clock Input
- Manual Rate Select Input
- SD/HD Operating Rate Indicator Output
- Lock Detect Indicator Output
- Output Mute Function for Data and Clock
- Auto/Manual Reclocker Bypass
- Power Saver Mode With Device Power Down Control (10 mW Typical Power Consumption in Disabled State)
- Differential LVPECL Compatible Serial Data Inputs and Outputs
- LVCMOS Control Inputs and Indicator Outputs
- 48-Pin WQFN or 40-Pin WQFN Package
- Industrial Temperature Range: -40°C to +85°C
- 48-Pin WQFN Version Footprint Compatible With the LMH0056 and LMH0036

### APPLICATIONS

- SDTV/HDTV and 3 Gbps Serial Digital Video Interfaces for:
  - Digital Video Routers and Switchers
  - Digital Video Processing and Editing Equipment
  - DVB-ASI Equipment
  - Video Standards and Format Converters

### DESCRIPTION

The LMH0356 3 Gbps HD/SD SDI Reclocker with 4:1 Input Mux and FR4 EQs retimes serial digital video data conforming to the SMPTE 424M, SMPTE 292M, and SMPTE 259M (C) standards. The LMH0356 operates at serial data rates of 270 Mbps, 1.483 Gbps, 1.485 Gbps, 2.967 Gbps, and 2.97 Gbps. The LMH0356 supports DVB-ASI operation at 270 Mbps. The LMH0356 includes an integrated 4:1 input multiplexer for selecting one of four input data streams for retiming. In addition, the four inputs of the LMH0356 each have an FR4 equalizer capable of equalizing 0-30" of FR4 trace length.

The LMH0356 automatically detects the incoming data rate and adjusts itself to retime the incoming data to suppress accumulated jitter. The LMH0356 recovers the serial data-rate clock and optionally provides it as an output. The LMH0356 has two differential serial data outputs; the second output may be selected as a low-jitter, data-rate clock output. Controls and indicators are: serial clock or second serial data output select, manual rate select input, SD/HD rate indicator output, lock detect output, auto/manual data bypass, output mute, and device enable. The serial data inputs, outputs, and serial clock outputs are differential LVPECL compatible. The CML serial data and serial clock outputs are suitable for driving 100Ω differentially terminated networks. The control logic inputs and outputs are LVCMOS compatible.


The LMH0356 is powered from a single 3.3V supply. Power dissipation is typically 430 mW. The device is available in two space-saving packages: a 7 x 7 mm 48-pin WQFN and even more space-efficient 5 x 5 mm 40-pin WQFN package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.


2.97 Gbps Signal Before FR4 Equalization (0.6 UI Jitter)




2.97 Gbps Signal After FR4 Equalization (0.23 UI Jitter)




2.97 Gbps Signal After Reclocking (0.06 UI Jitter)




Typical Application



Block Diagram




Connection Diagram



The exposed die attach pad is the primary negative electrical terminal for this device. It must be connected to the negative power supply voltage.

**Figure 1. 48-Pin WQFN Package Number RHS**



The exposed die attach pad is the primary negative electrical terminal for this device. It must be connected to the negative power supply voltage.

**Figure 2. 40-Pin WQFN  
Package Number RSB**

### PIN DESCRIPTIONS

| WQFN-48 Pin                                                 | WQFN-40 Pin            | Name                                                    | Description                                                                                                                                             |
|-------------------------------------------------------------|------------------------|---------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1                                                           | 1                      | SDI0                                                    | Data Input 0 True.                                                                                                                                      |
| 2                                                           | 2                      | $\overline{\text{SDI0}}$                                | Data Input 0 Complement.                                                                                                                                |
| 4                                                           | 4                      | SDI1                                                    | Data Input 1 True.                                                                                                                                      |
| 5                                                           | 5                      | $\overline{\text{SDI1}}$                                | Data Input 1 Complement.                                                                                                                                |
| 7                                                           | 6                      | SDI2                                                    | Data Input 2 True.                                                                                                                                      |
| 8                                                           | 7                      | $\overline{\text{SDI2}}$                                | Data Input 2 Complement.                                                                                                                                |
| 9                                                           | 8                      | ENABLE                                                  | Device Enable. Powers down device when low. This pin has an internal pullup.                                                                            |
| 10                                                          | 9                      | SDI3                                                    | Data Input 3 True.                                                                                                                                      |
| 11                                                          | 10                     | $\overline{\text{SDI3}}$                                | Data Input 3 Complement.                                                                                                                                |
| 15                                                          | 14                     | $\overline{\text{BYPASS/AUTO}}\overline{\text{BYPASS}}$ | Bypass/Auto Bypass mode select. Bypasses reclocking when high. This pin has an internal pulldown.                                                       |
| 16                                                          | 15                     | $\overline{\text{OUTPUT MUTE}}$                         | Data and Clock Output Mute input. Mutes the output when low. This pin has an internal pullup.                                                           |
| 18                                                          | 16                     | XTAL IN/EXT CLK                                         | Crystal or External Oscillator input.                                                                                                                   |
| 22                                                          | 19                     | XTAL OUT                                                | Crystal Oscillator output.                                                                                                                              |
| 24                                                          | 23                     | LOCK DETECT                                             | PLL Lock Detect output (active high).                                                                                                                   |
| 28                                                          | 24                     | $\overline{\text{SCO/SDO2}}$                            | Serial Clock or Serial Data Output 2 Complement.                                                                                                        |
| 29                                                          | 25                     | SCO/SDO2                                                | Serial Clock or Serial Data Output 2 True.                                                                                                              |
| 32                                                          | 27                     | $\overline{\text{SDO}}$                                 | Data Output Complement.                                                                                                                                 |
| 33                                                          | 28                     | SDO                                                     | Data Output True.                                                                                                                                       |
| 36                                                          | 31                     | $\text{SD}/\overline{\text{HD}}$                        | Data Rate Range output. Output is high for SD and low for HD or 3G.                                                                                     |
| 37                                                          | 32                     | SCO_EN                                                  | Serial Clock or Serial Data 2 Output select. Sets second output to output the clock when high and the data when low. This pin has an internal pulldown. |
| 43                                                          | 35                     | LF1                                                     | Loop Filter.                                                                                                                                            |
| 44                                                          | 36                     | LF2                                                     | Loop Filter.                                                                                                                                            |
| 45                                                          | 37                     | RATE0                                                   | Data Rate select input. This pin has an internal pulldown.                                                                                              |
| 46                                                          | 38                     | RATE1                                                   | Data Rate select input. This pin has an internal pulldown.                                                                                              |
| 47                                                          | 39                     | SEL0                                                    | Data Input select input. This pin has an internal pulldown.                                                                                             |
| 48                                                          | 40                     | SEL1                                                    | Data Input select input. This pin has an internal pulldown.                                                                                             |
| 3, 6, 12, 14, 30, 31, 34, 35,                               | 3, 11, 13, 26, 29, 30  | V <sub>CC</sub>                                         | Positive power supply input.                                                                                                                            |
| DAP, 13, 17, 19, 20, 21, 23, 25, 26, 27, 38, 39, 40, 41, 42 | 12, 17, 18, 20, 33, 34 | V <sub>EE</sub>                                         | Negative power supply input.                                                                                                                            |
| —                                                           | 21, 22                 | NC                                                      | No connect.                                                                                                                                             |



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings <sup>(1)</sup>

|                                               |                           |                                  |
|-----------------------------------------------|---------------------------|----------------------------------|
| Supply Voltage ( $V_{CC}-V_{EE}$ )            |                           | 4.0V                             |
| Logic Supply Voltage ( $V_I$ )                |                           | $V_{EE}-0.15V$ to $V_{CC}+0.15V$ |
| Logic Input Current (single input):           | $V_i = V_{EE}-0.15V$      | -5 mA                            |
|                                               | $V_i = V_{CC}+0.15V$      | +5 mA                            |
| Logic Output Voltage ( $V_o$ )                |                           | $V_{EE}-0.15V$ to $V_{CC}+0.15V$ |
| Logic Output Source/Sink Current              |                           | $\pm 8$ mA                       |
| Serial Data Output Sink Current ( $I_{SDO}$ ) |                           | 24 mA                            |
| Package Thermal Resistance                    | $\theta_{JA}$ 48-pin WQFN | 24°C/W                           |
|                                               | $\theta_{JA}$ 40-pin WQFN | 33.1 °C/W                        |
|                                               | $\theta_{JC}$ 48-pin WQFN | 1.5°C/W                          |
|                                               | $\theta_{JC}$ 40-pin WQFN | 7 °C/W                           |
| Storage Temperature Range                     |                           | -65°C to +150°C                  |
| Junction Temperature                          |                           | +125°C                           |
| ESD Rating                                    | HBM                       | 8 kV                             |
|                                               | MM                        | 400V                             |
|                                               | CDM                       | 1250V                            |

- (1) "Absolute Maximum Ratings" are those parameter values beyond which the life and operation of the device cannot be ensured. The stating herein of these maximums shall not be construed to imply that the device can or should be operated at or beyond these values. The table of "Electrical Characteristics" specifies acceptable device operating conditions.

### Recommended Operating Conditions

|                                                        |                      |
|--------------------------------------------------------|----------------------|
| Supply Voltage ( $V_{CC}-V_{EE}$ )                     | 3.3V $\pm 5\%$       |
| Logic Input Voltage                                    | $V_{EE}$ to $V_{CC}$ |
| Differential Serial Input Voltage                      | 800 mV $\pm 10\%$    |
| Serial Data or Clock Output Sink Current ( $I_{SDO}$ ) | 16 mA max.           |
| Operating Free Air Temperature ( $T_A$ )               | -40°C to +85°C       |

## DC Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. <sup>(1)</sup> <sup>(2)</sup>

| Symbol            | Parameter                                 | Conditions                                      | Reference     | Min                   | Typ                                 | Max                   | Units             |
|-------------------|-------------------------------------------|-------------------------------------------------|---------------|-----------------------|-------------------------------------|-----------------------|-------------------|
| V <sub>IH</sub>   | Input Voltage High Level                  |                                                 | Logic inputs  | 2                     |                                     | V <sub>CC</sub>       | V                 |
| V <sub>IL</sub>   | Input Voltage Low Level                   |                                                 |               | V <sub>EE</sub>       |                                     | 0.8                   | V                 |
| I <sub>IH</sub>   | Input Current High Level                  | V <sub>IH</sub> = V <sub>CC</sub>               |               |                       | 47                                  | 65                    | μA                |
| I <sub>IL</sub>   | Input Current Low Level                   | V <sub>IL</sub> = V <sub>EE</sub>               |               |                       | -18                                 | -25                   | μA                |
| V <sub>OH</sub>   | Output Voltage High Level                 | I <sub>OH</sub> = -2 mA                         | Logic outputs | 2                     |                                     |                       | V                 |
| V <sub>OL</sub>   | Output Voltage Low Level                  | I <sub>OL</sub> = +2 mA                         |               |                       |                                     | V <sub>EE</sub> + 0.6 | V                 |
| V <sub>SDID</sub> | Serial Input Voltage, Differential        | <sup>(3)</sup>                                  | SDI           | 200                   |                                     | 1600                  | mV <sub>P-P</sub> |
| V <sub>CMi</sub>  | Input Common Mode Voltage                 | V <sub>SDID</sub> = 200 mV <sup>(3)</sup>       |               | V <sub>EE</sub> +0.95 |                                     | V <sub>CC</sub> -0.2  | V                 |
| V <sub>SDOD</sub> | Serial Data Output Voltage, Differential  | 100Ω differential load                          | SDO, SDO2     | 620                   | 750                                 | 880                   | mV <sub>P-P</sub> |
| V <sub>SCOD</sub> | Serial Clock Output Voltage, Differential | 100Ω differential load, 2970 MHz <sup>(3)</sup> | SCO           | 400                   | 525                                 | 650                   | mV <sub>P-P</sub> |
|                   |                                           | 100Ω differential load, 1485 or 270 MHz         |               |                       | 750                                 |                       | mV <sub>P-P</sub> |
| V <sub>CMO</sub>  | Output Common Mode Voltage                | 100Ω differential load                          | SDO, SCO      |                       | V <sub>CC</sub> - V <sub>SDOD</sub> |                       | V                 |
| I <sub>CC</sub>   | Power Supply Current, 3.3V supply, Total  | 2970 Mbps, device enabled                       |               |                       | 130                                 | 150                   | mA                |
|                   |                                           | Device disabled (ENABLE = 0)                    |               |                       | 3                                   |                       | mA                |

- (1) Current flow into device pins is defined as positive. Current flow out of device pins is defined as negative. All voltages are referenced to V<sub>EE</sub> (equal to zero volts).
- (2) Typical values are stated for: V<sub>CC</sub> = +3.3V, T<sub>A</sub> = +25°C.
- (3) This parameter is ensured by characterization over voltage and temperature limits.



## AC Electrical Characteristics

 Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. <sup>(1)</sup>

| Symbol                          | Parameter                                                   | Conditions                              | Reference    | Min  | Typ           | Max  | Units             |
|---------------------------------|-------------------------------------------------------------|-----------------------------------------|--------------|------|---------------|------|-------------------|
| BR <sub>SD</sub>                | Serial Data Rate                                            | SMPTE 259M, C                           | SDI, SDO     |      | 270           |      | Mbps              |
| BR <sub>SD</sub>                | Serial Data Rate                                            | SMPTE 292M                              |              |      | 1483,<br>1485 |      | Mbps              |
| BR <sub>SD</sub>                | Serial Data Rate                                            | SMPTE 424M                              |              |      | 2967,<br>2970 |      | Mbps              |
| TOL <sub>JIT</sub>              | Serial Input Jitter Tolerance                               | 270 Mbps<br>(2) (3) (4)                 | SDI          | >6   |               |      | UI <sub>P-P</sub> |
| TOL <sub>JIT</sub>              | Serial Input Jitter Tolerance                               | 270 Mbps<br>(2) (3) (5)                 |              | >0.6 |               |      | UI <sub>P-P</sub> |
| TOL <sub>JIT</sub>              | Serial Input Jitter Tolerance                               | 1483 or 1485 Mbps<br>(2) (3) (4)        |              | >6   |               |      | UI <sub>P-P</sub> |
| TOL <sub>JIT</sub>              | Serial Input Jitter Tolerance                               | 1483 or 1485 Mbps<br>(2) (3) (5)        |              | >0.6 |               |      | UI <sub>P-P</sub> |
| TOL <sub>JIT</sub>              | Serial Input Jitter Tolerance                               | 2967 or 2970 Mbps<br>(2) (3) (4)        |              | >6   |               |      | UI <sub>P-P</sub> |
| TOL <sub>JIT</sub>              | Serial Input Jitter Tolerance                               | 2967 or 2970 Mbps<br>(2) (3) (5)        |              | >0.6 |               |      | UI <sub>P-P</sub> |
| t <sub>JIT</sub>                | Serial Data Output Jitter                                   | 270 Mbps <sup>(3) (6)</sup>             | SDO          |      | 0.01          | 0.03 | UI <sub>P-P</sub> |
| t <sub>JIT</sub>                | Serial Data Output Jitter                                   | 1483 or 1485 Mbps<br><sup>(3) (7)</sup> |              |      | 0.04          | 0.05 | UI <sub>P-P</sub> |
| t <sub>JIT</sub>                | Serial Data Output Jitter                                   | 2967 or 2970 Mbps<br><sup>(3) (8)</sup> |              |      | 0.08          | 0.09 | UI <sub>P-P</sub> |
| BW <sub>LOOP</sub>              | Loop Bandwidth                                              | 270 Mbps,<br><0.1dB Peaking             |              |      | 275           |      | kHz               |
|                                 |                                                             | 1485 Mbps,<br><0.1dB Peaking            |              |      | 1.5           |      | MHz               |
|                                 |                                                             | 2970 Mbps,<br><0.1dB Peaking            |              |      | 2.75          |      | MHz               |
| F <sub>CO</sub>                 | Serial Clock Output Frequency                               | 270 Mbps data rate                      | SCO          |      | 270           |      | MHz               |
| F <sub>CO</sub>                 | Serial Clock Output Frequency                               | 1483 Mbps data rate                     |              |      | 1483          |      | MHz               |
| F <sub>CO</sub>                 | Serial Clock Output Frequency                               | 1485 Mbps data rate                     |              |      | 1485          |      | MHz               |
| F <sub>CO</sub>                 | Serial Clock Output Frequency                               | 2967 Mbps data rate                     |              |      | 2967          |      | MHz               |
| F <sub>CO</sub>                 | Serial Clock Output Frequency                               | 2970 Mbps data rate                     |              |      | 2970          |      | MHz               |
| t <sub>JIT</sub>                | Serial Clock Output Jitter                                  |                                         |              |      |               | 2    | 3                 |
|                                 | Serial Clock Output Alignment with respect to Data Interval | <sup>(3)</sup>                          | SDO, SCO     | 40   |               | 60   | %                 |
|                                 | Serial Clock Output Duty Cycle                              | <sup>(3)</sup>                          | SCO          | 45   |               | 55   | %                 |
| T <sub>ACQ</sub>                | Acquisition Time                                            | <sup>(9)</sup>                          |              |      |               | 15   | ms                |
| t <sub>r</sub> , t <sub>f</sub> | Input rise/fall time                                        | 10%–90%                                 | Logic inputs |      | 1.5           |      | ns                |

(1) Typical values are stated for: V<sub>CC</sub> = +3.3V, T<sub>A</sub> = +25°C.

(2) Peak-to-peak amplitude with sinusoidal modulation per SMPTE RP 184-1996 paragraph 4.1. The test data signal shall be color bars.

(3) This parameter is ensured by characterization over voltage and temperature limits.

(4) Refer to "A1" in Figure 1 of SMPTE RP 184-1996.

(5) Refer to "A2" in Figure 1 of SMPTE RP 184-1996.

(6) PRBS 2<sup>10</sup>–1, input jitter = 31 ps<sub>P-P</sub>.

(7) PRBS 2<sup>10</sup>–1, input jitter = 24 ps<sub>P-P</sub>.

(8) PRBS 2<sup>10</sup>–1, input jitter = 22 ps<sub>P-P</sub>.

(9) Measured from first SDI transition until Lock Detect output goes high (true).

## AC Electrical Characteristics (continued)

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. <sup>(1)</sup>

| Symbol     | Parameter                           | Conditions                                 | Reference     | Min | Typ | Max  | Units |
|------------|-------------------------------------|--------------------------------------------|---------------|-----|-----|------|-------|
| $t_r, t_f$ | Input rise/fall time                | 20%–80%, 270 Mbps <sup>(10)</sup>          | SDI           |     |     | 1500 | ps    |
| $t_r, t_f$ | Input rise/fall time                | 20%–80%, 1483 or 1485 Mbps <sup>(10)</sup> |               |     |     | 270  | ps    |
| $t_r, t_f$ | Input rise/fall time                | 20%–80%, 2967 or 2970 Mbps <sup>(10)</sup> |               |     |     | 135  | ps    |
| $t_r, t_f$ | Output rise/fall time               | 10%–90%                                    | Logic outputs |     | 1.5 |      | ns    |
| $t_r, t_f$ | Output rise/fall time               | 20%–80% <sup>(11)</sup> (3)                | SDO, SCO      |     | 90  | 130  | ps    |
| $F_{REF}$  | Reference Clock Frequency           |                                            |               |     | 27  |      | MHz   |
| $F_{TOL}$  | Reference Clock Frequency Tolerance |                                            |               |     | ±50 |      | ppm   |

(10) This specification is ensured by design.

(11)  $R_L = 100\Omega$  differential.

## DEVICE DESCRIPTION

The LMH0356 3 Gbps HD/SD SDI Reclocker with 4:1 Input Mux and FR4 EQs is used in many types of digital video signal processing equipment. Supported serial digital video standards are SMPTE 259M (C), SMPTE 292M, and SMPTE 424M. Corresponding serial data rates are 270 Mbps, 1.483 Gbps, 1.485 Gbps, 2.967 Gbps, and 2.97 Gbps. DVB-ASI data at 270 Mbps may also be retimed. The LMH0356 retimes the serial data stream to suppress accumulated jitter. It provides two low-jitter, differential, serial data outputs. The second output may be selected to output either serial data or a low-jitter serial data-rate clock. Controls and indicators are: serial clock or second serial data output select, manual rate select input, SD/HD rate output, lock detect output, auto/manual data bypass and output mute.

Serial data inputs are CML and LVPECL compatible. Serial data and clock outputs are differential CML and produce LVPECL compatible levels. The output buffer design can drive AC or DC-coupled, terminated 100 $\Omega$  differential loads. The differential output level is 750 mV<sub>P,P</sub> into 100 $\Omega$  AC or DC-coupled differential loads. Logic inputs and outputs are LVCMOS compatible.

The device package is a 48-pin WQFN or a 40-pin WQFN. Both package options have an exposed die attach pad. The exposed die attach pad is electrically connected to device ground ( $V_{EE}$ ) and is the primary electrical terminal for the device. This terminal must be connected to the negative power supply or circuit ground.

### Serial Data Inputs, Serial Data and Clock Outputs

#### SERIAL DATA INPUT AND OUTPUTS

The differential serial data inputs, SDI0-SDI3, accept serial digital video data at the rates specified in [Table 1](#). [Figure 3](#) shows the equivalent input circuit for SDI[3:0] and SDI[3:0]. The serial data inputs are differential LVPECL compatible. These inputs have 50 $\Omega$  internal terminations (100 $\Omega$  differential) with an internal bias as shown in [Figure 3](#). These inputs are intended to be DC coupled to devices such as the LMH0344 adaptive cable equalizer. DC-coupled inputs must be kept within the specified common mode range. The inputs may be AC coupled if the input signal is outside the LMH0356's input common mode range (such as when interfacing to 5V PECL), and in that case the bias is supplied internally so no additional input biasing is required. See [Application Information](#) for more information on input interfacing.

The LMH0356 provides four independent, equalized and multiplexed data inputs. The active input channel is selected via the SEL0 and SEL1 pins, as shown in [Table 2](#). The equalizer on each of the four inputs is capable of equalizing up to 30" of FR4 trace without the need for programming for different trace lengths or data rates.

The LMH0356 has two, retimed, differential, serial data outputs, SDO and SCO/SDO2. These outputs provide low jitter, differential, retimed data to devices such as the LMH0302 cable driver. Output SCO/SDO2 is multiplexed and can provide either a second serial data output or a serial clock output. [Figure 4](#) shows the equivalent output circuit for SDO,  $\overline{SDO}$ , SCO/SDO2, and  $\overline{SCO/SDO2}$ .

The SCO\_EN input controls the operating mode for the SCO/SDO2 output. When the SCO\_EN input is high the SCO/SDO2 output provides a serial clock. When SCO\_EN is low, the SCO/SDO2 output provides retimed serial data.

Both differential serial data outputs, SDO and SCO/SDO2, are muted when the OUTPUT  $\overline{MUTE}$  input is a logic low level. SCO/SDO2 also mutes when the Bypass mode is activated when this output is operating as the serial clock output. When muted, SDO and  $\overline{SDO}$  (or SDO2 and  $\overline{SDO2}$ ) will assume opposite differential output levels. The CML serial data outputs are differential LVPECL compatible. These outputs have internal 50 $\Omega$  pull-ups and are suitable for driving AC or DC-coupled, 100 $\Omega$  center-tapped, AC grounded or 100 $\Omega$  un-center-tapped, differentially terminated networks.




Figure 3. Equivalent SDI Input Circuit (SDI[3:0],  $\overline{\text{SDI}}[3:0]$ )




Figure 4. Equivalent SDO Output Circuit (SDO,  $\overline{\text{SDO}}$ , SCO/SDO2,  $\overline{\text{SCO/SDO2}}$ )

## OPERATING SERIAL DATA RATES

This device operates at serial data rates of 270 Mbps, 1483 Mbps, 1485 Mbps, 2967 Mbps, and 2970 Mbps. The device does not lock to harmonics of these rates. The device does not lock and automatically enters the reclocker bypass mode for the following data rates: 143 Mbps, 177 Mbps, 360 Mbps, and 540 Mbps.

## SERIAL DATA CLOCK/SERIAL DATA 2 OUTPUT

The Serial Data Clock/Serial Data 2 Output is controlled by the SCO\_EN input and provides either a second retimed serial data output or a low jitter differential clock output appropriate to the serial data rate being processed. When operating as a serial clock output, the rising edge of the clock will be positioned within the corresponding serial data bit interval within 10% of the center of the data interval.

Differential output SCO/SDO2 functions as the second serial data output when the SCO\_EN input is a logic-low level. This output functions as the serial clock output when the SCO\_EN input is a logic-high level. The SCO\_EN input has an internal pull-down device and the default state of SCO\_EN is low (serial data output 2 enabled). SCO/SDO2 is muted when the OUTPUT MUTE input is a logic low level. When the Bypass mode is activated and this output is functioning as a serial clock output, the output will also be muted. If an unsupported data rate is used while in Auto Bypass mode with this output functioning as a serial clock output, the output is invalid.

## Control Inputs and Indicator Outputs

### SERIAL DATA RATE SELECTOR

The Serial Data Rate Selector (RATE [1:0]) permits the user to fix the operating serial data rate. The pins have internal pull-downs which maintain a logic-low input condition unless externally driven to a logic-high condition. This input also serves to place the device in a test mode. The codes shown in [Table 1](#) select the desired operating serial data rate. The LMH0356 then enters either the Auto-Rate Detect mode or a single operating rate. Selecting the 270 Mbps rate mode may also be used when reclocking DVB-ASI data. DVB-ASI data is MPEG2 coded data that is transmitted in 8B10B coding. The device will reclock this data without harmonic locking.

**Table 1. Data Rate Select Input Codes**

| RATE [1:0]<br>Code | Data Rate or Mode              | Comments                                 |
|--------------------|--------------------------------|------------------------------------------|
| 00                 | Auto-Rate Detect mode          |                                          |
| 01                 | 270 Mbps                       | May be used to support DVB-ASI operation |
| 10                 | 1483/1485 Mbps, 2967/2970 Mbps |                                          |

### SERIAL DATA INPUT SELECTOR

The Serial Data Input Selector (SEL [1:0]) allows the user to select the active input channel. [Table 2](#) shows the input selected for a given state of SEL [1:0]. The SEL pins have internal pull-downs.

**Table 2. Data Input Select Codes**

| SEL [1:0] Code | Selected Input |
|----------------|----------------|
| 00             | SDI0           |
| 01             | SDI1           |
| 10             | SDI2           |
| 11             | SDI3           |

### LOCK DETECT

The Lock Detect output, when high, indicates that data is being received and the PLL is locked. Lock Detect may be connected to the OUTPUT MUTE input to mute the data and clock outputs when no data signal is being received. Note that when the Bypass/Auto Bypass input is set high, Lock Detect will remain low. See [Table 3](#).

### OUTPUT MUTE

The OUTPUT MUTE input, when low, mutes the serial data and clock outputs. It may be connected to Lock Detect or externally driven to mute or un-mute the outputs. If OUTPUT MUTE is connected to Lock Detect, then the data and clock outputs are muted when the PLL is not locked. This function overrides the Bypass function: see [Table 3](#). OUTPUT MUTE has an internal pull-up device to enable the output by default.

### BYPASS/AUTO BYPASS


The Bypass/Auto Bypass input, when high, forces the device to output the data without reclocking it. When this input is low, the device automatically bypasses the reclocking function when the device is in an unlocked condition or the detected data rate is a rate which the device does not support. Note that when the Bypass/Auto Bypass input is set high, Lock Detect will remain low. See [Table 3](#). BYPASS/AUTO BYPASS has an internal pull-down device.

**Table 3. Control Functionality**

| LOCK DETECT | OUTPUT MUTE | BYPASS/AUTO BYPASS | DEVICE STATUS                                             |
|-------------|-------------|--------------------|-----------------------------------------------------------|
| 0           | 1           | X                  | PLL unlocked, reclocker bypassed                          |
| 1           | 1           | 0                  | PLL locked to supported data rate, reclocker not bypassed |
| X           | 0           | X                  | Outputs muted                                             |
| 0           | LOCK DETECT | X                  | Outputs muted                                             |
| 1           | LOCK DETECT | 0                  | PLL locked to supported data rate, reclocker not bypassed |

**SD/HD**

The SD/HD output indicates whether the LMH0356 is processing SD or HD / 3 Gbps data rates. It may be used to control another device such as the LMH0302 cable driver. When this output is high it indicates that the data rate is 270 Mbps. When low, the indicated data rate is 1483, 1485, 2967, or 2970 Mbps. The SD/HD output is a registered function and is only valid when the PLL is locked and the Lock Detect output is high. When the PLL is not locked (the Lock Detect output is low), the SD/HD output defaults to HD (low). The SD/HD output is undefined for a short time after lock detect assertion or de-assertion due to a data rate change on SDI. See [Figure 5](#) for a timing diagram showing the relationship between SDI, Lock Detect, and SD/HD.



$T_{ACQ}$  = Acquisition Time, defined in the AC Electrical Characteristics Table  
 $T_1$  = Time from Lock Detect assertion or deassertion until SD/H̄D output is valid, typically 37 ns (one 27 MHz clock period)  
 $T_2$  = Time from SDI input change until Lock Detect de-assertion, 1 ms maximum. SD/H̄D output is not valid during this time.

**Figure 5. SDI, Lock Detect, and SD/H̄D Timing**

**SCO\_EN**

Input SCO\_EN enables the SCO/SDO2 differential output to function either as a serial clock or second serial data output. SCO/SDO2 functions as a serial clock when SCO\_EN is high. This pin has an internal pull-down device. The default state (low) enables the SCO/SDO2 output as a second serial data output.

**ENABLE**

The ENABLE pin is used to enable or disable the LMH0356. When the device is disabled, the output drivers and most of the internal circuitry are powered down. The crystal oscillator / external clock reference circuitry (XTAL IN and XTAL OUT) remain active regardless of the state of ENABLE, allowing the 27 MHz reference clock signal to be generated and passed on to additional reclockers. The ENABLE pin is active high and has an internal pull-up device to enable the LMH0356 by default.

## CRYSTAL OR EXTERNAL CLOCK REFERENCE

The LMH0356 uses a 27 MHz crystal or external clock signal as a timing reference input. A 27 MHz parallel resonant crystal and load network may be connected to the XTAL IN/EXT CLK and XTAL OUT pins. Alternatively, a 27 MHz LVCMOS compatible clock signal may be input to XTAL IN/EXT CLK. Parameters for a suitable crystal are given in [Table 4](#).

**Table 4. Crystal Parameters**

| Parameter                   | Value                               |
|-----------------------------|-------------------------------------|
| Frequency                   | 27 MHz                              |
| Frequency Stability         | ±50 ppm @ recommended drive level   |
| Operating Mode              | Fundamental mode, Parallel Resonant |
| Load Capacitance            | 20 pF                               |
| Shunt Capacitance           | 7 pF                                |
| Series Resistance           | 40Ω max.                            |
| Recommended Drive Level     | 100 μW                              |
| Maximum Drive Level         | 500 μW                              |
| Operating Temperature Range | -10°C to +60°C                      |



APPLICATION INFORMATION

Figure 6 shows a typical application circuit for the 48-pin WQFN version of the LMH0356.




Figure 6. Application Circuit

ENABLE has an internal pullup to enable the device by default. This pin may be pulled low to put the LMH0356 into a powered down mode.

BYPASS/AUTO BYPASS has an internal pulldown to enable Auto Bypass mode by default. This pin may be pulled high to force the LMH0356 to bypass all data.

OUTPUT MUTE has an internal pullup to enable the outputs by default. This pin may be pulled low to mute the outputs.

The XTAL IN/EXT CLK and XTAL OUT pins are shown with a 27 MHz crystal and the proper loading. The crystal should match the parameters described in Table 4. Alternately, a 27MHz LVCMOS compatible clock signal may be input to XTAL IN/EXT CLK.

The active high LOCK DETECT output provides an indication that proper data is being received and the PLL is locked.

The  $\overline{\text{SD}}/\overline{\text{HD}}$  output may be used to drive the  $\overline{\text{SD}}/\overline{\text{HD}}$  pin of an SDI cable driver (such as the LMH0302) in order to properly set the cable driver's edge rate for SMPTE compliance. It defaults to HD/3G (low) when the LMH0356 is not locked.

SCO\_EN has an internal pulldown to set the second output (SCO/SDO2) to output data. This pin may be pulled high to set the second output as a serial clock.

The external loop filter capacitor (between LF1 and LF2) should be 56 nF. This is the only supported value; the loop filter capacitor should not be changed.

RATE0 and RATE1 have internal pulldowns to select Auto-Rate Detect mode by default. These pins may also be used to set the device to SD mode or HD/3G mode.

SEL0 and SEL1 have internal pulldowns to select the SDI0 input by default.


The inputs are LVPECL compatible. The LMH0356 has a wide input common mode range and in most cases the input should be DC coupled. For DC coupling, the inputs must be kept within the common mode range specified in [DC Electrical Characteristics](#).

[Figure 7](#) shows an example of a DC coupled interface between the LMH0344 cable equalizer and the LMH0356. The LMH0344 output common mode voltage and voltage swing are within the range of the input common mode voltage and voltage swing of the LMH0356. In this figure, the LMH0344 cable equalizer restores the signal after the coaxial cable. The LMH0356 FR4 equalizer restores the signal after the loss due to the FR4 trace. The LMH0356 inputs have 50Ω internal terminations (100Ω differential) to terminate the transmission line, so no additional components are required.

The outputs are LVPECL compatible. SDO is the primary data output and SCO/SDO2 is a second output that may be set as the serial clock or a second data output. Both outputs are always active. The LMH0356 output should be DC coupled to the input of the receiving device as long as the common mode ranges of both devices are compatible.

[Figure 8](#) shows an example of a DC coupled interface between the LMH0356 and LMH0302 cable driver. All that is required is a 100Ω differential termination as shown. The resistor should be placed as close to the LMH0302 input as possible. If desired, this network may be terminated with two 50Ω resistors and a center tap capacitor to ground in place of the single 100Ω resistor.

The LMH0356 has multiple ground connections, however; the primary ground connection is through the large exposed DAP. The DAP must be connected to ground for proper operation of the LMH0356.



**Figure 7. DC Input Interface**




Figure 8. DC Output Interface

## REVISION HISTORY

| Changes from Revision J (April 2013) to Revision K         | Page               |
|------------------------------------------------------------|--------------------|
| • Changed layout of National Data Sheet to TI format ..... | <a href="#">19</a> |

**PACKAGING INFORMATION**

| Orderable Device   | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)         | Lead/Ball Finish | MSL Peak Temp<br>(3) | Op Temp (°C) | Top-Side Markings<br>(4) | Samples                 |
|--------------------|---------------|--------------|-----------------|------|-------------|-------------------------|------------------|----------------------|--------------|--------------------------|-------------------------|
| LMH0356SQ-40/NOPB  | ACTIVE        | WQFN         | RSB             | 40   | 1000        | Green (RoHS & no Sb/Br) | CU SN            | Level-1-260C-UNLIM   | -40 to 85    | L0356                    | <a href="#">Samples</a> |
| LMH0356SQ/NOPB     | ACTIVE        | WQFN         | RHS             | 48   | 1000        | Green (RoHS & no Sb/Br) | CU SN            | Level-3-260C-168 HR  | -40 to 85    | L0356                    | <a href="#">Samples</a> |
| LMH0356SQE-40/NOPB | ACTIVE        | WQFN         | RSB             | 40   | 250         | Green (RoHS & no Sb/Br) | CU SN            | Level-1-260C-UNLIM   | -40 to 85    | L0356                    | <a href="#">Samples</a> |
| LMH0356SQE/NOPB    | ACTIVE        | WQFN         | RHS             | 48   | 250         | Green (RoHS & no Sb/Br) | CU SN            | Level-3-260C-168 HR  | -40 to 85    | L0356                    | <a href="#">Samples</a> |
| LMH0356SQX-40/NOPB | ACTIVE        | WQFN         | RSB             | 40   | 4500        | Green (RoHS & no Sb/Br) | CU SN            | Level-1-260C-UNLIM   | -40 to 85    | L0356                    | <a href="#">Samples</a> |
| LMH0356SQX/NOPB    | ACTIVE        | WQFN         | RHS             | 48   | 2500        | Green (RoHS & no Sb/Br) | CU SN            | Level-3-260C-168 HR  | -40 to 85    | L0356                    | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| LMH0356SQ-40/NOPB  | WQFN         | RSB             | 40   | 1000 | 178.0              | 12.4               | 5.3     | 5.3     | 1.3     | 8.0     | 12.0   | Q1            |
| LMH0356SQ/NOPB     | WQFN         | RHS             | 48   | 1000 | 330.0              | 16.4               | 7.3     | 7.3     | 1.3     | 12.0    | 16.0   | Q1            |
| LMH0356SQE-40/NOPB | WQFN         | RSB             | 40   | 250  | 178.0              | 12.4               | 5.3     | 5.3     | 1.3     | 8.0     | 12.0   | Q1            |
| LMH0356SQE/NOPB    | WQFN         | RHS             | 48   | 250  | 178.0              | 16.4               | 7.3     | 7.3     | 1.3     | 12.0    | 16.0   | Q1            |
| LMH0356SQX-40/NOPB | WQFN         | RSB             | 40   | 4500 | 330.0              | 12.4               | 5.3     | 5.3     | 1.3     | 8.0     | 12.0   | Q1            |
| LMH0356SQX/NOPB    | WQFN         | RHS             | 48   | 2500 | 330.0              | 16.4               | 7.3     | 7.3     | 1.3     | 12.0    | 16.0   | Q1            |


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LMH0356SQ-40/NOPB  | WQFN         | RSB             | 40   | 1000 | 210.0       | 185.0      | 35.0        |
| LMH0356SQ/NOPB     | WQFN         | RHS             | 48   | 1000 | 367.0       | 367.0      | 38.0        |
| LMH0356SQE-40/NOPB | WQFN         | RSB             | 40   | 250  | 210.0       | 185.0      | 35.0        |
| LMH0356SQE/NOPB    | WQFN         | RHS             | 48   | 250  | 213.0       | 191.0      | 55.0        |
| LMH0356SQX-40/NOPB | WQFN         | RSB             | 40   | 4500 | 367.0       | 367.0      | 35.0        |
| LMH0356SQX/NOPB    | WQFN         | RHS             | 48   | 2500 | 367.0       | 367.0      | 38.0        |






RHS0048A




DIMENSIONS ARE IN MILLIMETERS  
DIMENSIONS IN ( ) FOR REFERENCE ONLY

RECOMMENDED LAND PATTERN



SQA48A (Rev B)

RSB0040A



## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

|                              |                                                                                      |
|------------------------------|--------------------------------------------------------------------------------------|
| Audio                        | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                               |
| Amplifiers                   | <a href="http://amplifier.ti.com">amplifier.ti.com</a>                               |
| Data Converters              | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>                       |
| DLP® Products                | <a href="http://www.dlp.com">www.dlp.com</a>                                         |
| DSP                          | <a href="http://dsp.ti.com">dsp.ti.com</a>                                           |
| Clocks and Timers            | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>                             |
| Interface                    | <a href="http://interface.ti.com">interface.ti.com</a>                               |
| Logic                        | <a href="http://logic.ti.com">logic.ti.com</a>                                       |
| Power Mgmt                   | <a href="http://power.ti.com">power.ti.com</a>                                       |
| Microcontrollers             | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a>                   |
| RFID                         | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>                                 |
| OMAP Applications Processors | <a href="http://www.ti.com/omap">www.ti.com/omap</a>                                 |
| Wireless Connectivity        | <a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a> |

### Applications

|                               |                                                                                          |
|-------------------------------|------------------------------------------------------------------------------------------|
| Automotive and Transportation | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>                         |
| Communications and Telecom    | <a href="http://www.ti.com/communications">www.ti.com/communications</a>                 |
| Computers and Peripherals     | <a href="http://www.ti.com/computers">www.ti.com/computers</a>                           |
| Consumer Electronics          | <a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>                   |
| Energy and Lighting           | <a href="http://www.ti.com/energy">www.ti.com/energy</a>                                 |
| Industrial                    | <a href="http://www.ti.com/industrial">www.ti.com/industrial</a>                         |
| Medical                       | <a href="http://www.ti.com/medical">www.ti.com/medical</a>                               |
| Security                      | <a href="http://www.ti.com/security">www.ti.com/security</a>                             |
| Space, Avionics and Defense   | <a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a> |
| Video and Imaging             | <a href="http://www.ti.com/video">www.ti.com/video</a>                                   |

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)