

## LMH0387 3 Gbps HD/SD SDI Configurable I/O Adaptive Cable Equalizer / Cable Driver

Check for Samples: [LMH0387](#)

### FEATURES

- **SMPTE 424M, SMPTE 292M, SMPTE 344M, and SMPTE 259M Compliant**
- **Supports DVB-ASI at 270 Mbps**
- **Data Rates: 125 Mbps to 2.97 Gbps when Receiving (DC to 2.97 Gbps when Driving Cable)**
- **Equalizes up to 120 Meters of Belden 1694A at 2.97 Gbps, up to 200 Meters of Belden 1694A at 1.485 Gbps, or up to 400 Meters of Belden 1694A at 270 Mbps**
- **Integrated Return Loss Network (No External Components Required)**
- **Power Saving Modes**
- **Cable Driver Selectable Slew Rate**
- **Internally Terminated 100Ω LVDS Receiver Outputs with Programmable Common Mode Voltage and Swing**
- **Programmable Launch Amplitude Optimization for Receiver**
- **Cable Length Indication**
- **Single 3.3V Supply Operation**
- **48-Pin Laminate TLGA Package**
- **Industrial Temperature Range: –40°C to +85°C**

### APPLICATIONS

- **SMPTE 424M, SMPTE 292M, and SMPTE 259M Serial Digital Interfaces**
- **Digital Video Servers and Modular Equipment**
- **Video Encoders and Decoders**
- **Distribution Amplifiers**

### DESCRIPTION

The LMH0387 3 Gbps HD/SD SDI Configurable I/O Adaptive Cable Equalizer / Cable Driver provides a single chip interface to a BNC. The device can be configured either in the input mode as an equalizer to receive data over coaxial cable or in the output mode as a cable driver to transmit data over coaxial cable. The same I/O pin is used both for the input and the output functions of the device, allowing the system designer the flexibility to use a BNC attached to the device as either an input or an output.

The LMH0387 offers designers flexibility in system design and quicker time to market. The device operates over a wide range of data rates from 125 Mbps to 2.97 Gbps (DC to 2.97 Gbps when driving cable) and supports SMPTE 424M, SMPTE 292M, SMPTE 344M, and SMPTE 259M. The return loss network is integrated within the device so no external components are required to meet the SMPTE return loss specification.

In the input mode, the LMH0387 features include a power-saving sleep mode, programmable output common mode voltage and swing, cable length indication, launch amplitude optimization, input signal detection, and an SPI interface. In the output mode, the LMH0387 features include two selectable slew rates for SMPTE 424M / 292M and SMPTE 259M compliance, and output driver power down control.


The device is available in a 7 x 7 mm 48-pin laminate Thin Chip Scale Package (TLGA).




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.


Typical Application



Typical Application Circuit



Connection Diagram



LMH0387  
(Top View)

48-Pin Laminate TLGA  
See Package Number NPD0048A

### PIN DESCRIPTIONS

Pin	Name	I/O, Type	Description
1, 4-7, 9-16, 42, 46-48	RSVD	N/A	Do not connect.
2, 3, 43	V <sub>CCTX</sub>	Power	Positive power supply for transmitter (+3.3V).
8	BNC_IO	I/O, SDI	Serial digital interface input or output for connection to a BNC. Connect this pin to the BNC via an AC coupling capacitor (nominally 4.7μF).
17	TERM <sub>RX</sub>	I, SDI	Termination for unused receiver (equalizer) input. This network should consist of a 1.0 μF capacitor followed by a 220Ω resistor to ground.
18	SPI_EN	I, LVCMOS	SPI register access enable (equalizer). This pin should always be high; it must be pulled high while operating in the input mode and may optionally be pulled high while operating in the output mode. This pin has an internal pulldown.
19, 24, 25, 31, 32, 35, 37, 41	V <sub>EE</sub>	Power	Negative power supply (ground).
20, 21	AEC+, AEC-	I/O, Analog	AEC loop filter external capacitor for equalizer (1.0 μF connected between AEC+ and AEC-).
22	$\overline{CD}$	O, LVCMOS	Carrier detect for BNC_IO pin. H = No input signal detected on BNC_IO pin. L = Input signal detected on BNC_IO pin.
23	CD <sub>THRESH</sub>	I, Analog	Carrier detect threshold input. Sets the threshold for $\overline{CD}$ . CD <sub>THRESH</sub> may be either unconnected or connected to ground for normal $\overline{CD}$ operation.
26	$\overline{SS}$ (SPI)	I, LVCMOS	SPI slave select. This pin has an internal pullup.
27, 28	$\overline{SDO}$ , SDO	O, LVDS	Serial data differential output from receiver (equalizer).
29	MISO (SPI)	O, LVCMOS	SPI Master Input / Slave Output. LMH0387 control data transmit.
30	V <sub>CCR<sub>X</sub></sub>	Power	Positive power supply for receiver (+3.3V).
33, 34	SDI, $\overline{SDI}$	I, SDI	Serial data differential input for transmitter (cable driver).
36	R <sub>REF</sub>	I, Analog	BNC_IO output driver level control. Connect a resistor (nominally 715Ω) to V <sub>CC</sub> to set the output voltage swing for the BNC_IO pin.
38	SCK (SPI)	I, LVCMOS	SPI serial clock input.
39	MOSI (SPI)	I, LVCMOS	SPI Master Output / Slave Input. LMH0387 control data receive.
40	TX_EN	I, LVCMOS	Transmitter output driver enable. TX_EN has an internal pullup. H = BNC_IO output driver is enabled. L = BNC_IO output driver is powered off. To configure the LMH0387 as a receiver, the BNC_IO output driver must be disabled by tying TX_EN low. To configure the LMH0387 as a transmitter, the output driver must be enabled by tying TX_EN high and the receiver may be powered down using the sleep mode setting via the SPI.
44	SD/ $\overline{HD}$	I, LVCMOS	BNC_IO output slew rate control. SD/ $\overline{HD}$ has an internal pulldown. H = BNC_IO output rise/fall time complies with SMPTE 259M (SD). L = BNC_IO output rise/fall time complies with SMPTE 424M / 292M (3G/HD).
45	TERM <sub>TX</sub>	O, SDI	Termination for unused transmitter (cable driver) output. This network should consist of a 4.7 μF capacitor followed by a 75Ω resistor to ground.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings<sup>(1)</sup>

Supply Voltage		4.0V
Input Voltage (all inputs)		-0.3V to $V_{CC}+0.3V$
Storage Temperature Range		-65°C to +150°C
Junction Temperature		+125°C
Package Thermal Resistance	$\theta_{JA}$ 48-pin NPD	65°C/W
	$\theta_{JC}$ 48-pin NPD	36°C/W
ESD Rating (HBM)		$\geq \pm 6$ kV
ESD Rating (MM)		$\geq \pm 300V$
ESD Rating (CDM)		$\geq \pm 2.5$ kV

(1) Absolute Maximum Ratings are those parameter values beyond which the life and operation of the device cannot be ensured. The stating herein of these maximums shall not be construed to imply that the device can or should be operated at or beyond these values. The table of [Electrical Characteristics](#) specifies acceptable device operating conditions.

### Recommended Operating Conditions

Supply Voltage ( $V_{CC} - V_{EE}$ )	3.3V $\pm 5\%$
BNC_IO Input / Output Coupling Capacitance	4.7 $\mu F$
AEC Capacitor (Connected between AEC+ and AEC-)	1.0 $\mu F$
Operating Free Air Temperature ( $T_A$ )	-40°C to +85°C

## Control Pin Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified<sup>(1)(2)</sup>.

Symbol	Parameter	Conditions	Reference	Min	Typ	Max	Units
V <sub>IH</sub>	Input Voltage High Level		Logic Inputs	2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Input Voltage Low Level			V <sub>EE</sub>		0.8	V
V <sub>OH</sub>	Output Voltage High Level	I <sub>OH</sub> = -2 mA	Logic Outputs	2.4			V
V <sub>OL</sub>	Output Voltage Low Level	I <sub>OL</sub> = +2 mA				0.4	V

- (1) Current flow into device pins is defined as positive. Current flow out of device pins is defined as negative. All voltages are stated referenced to V<sub>EE</sub> = 0 Volts.  
 (2) Typical values are stated for V<sub>CC</sub> = +3.3V and T<sub>A</sub> = +25°C.

## Input Mode (Equalizer) DC Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified<sup>(1)(2)</sup>.

Symbol	Parameter	Conditions	Reference	Min	Typ	Max	Units	
V <sub>IN</sub>	Input Voltage Swing	0m cable length <sup>(3)</sup>	BNC_IO	720	800	950	mV <sub>P-P</sub>	
V <sub>SSP-P</sub>	Differential Output Voltage, P-P	100Ω load, default register settings, Figure 1 <sup>(4)</sup>	SDO, $\overline{\text{SDO}}$	500	700	900	mV <sub>P-P</sub>	
V <sub>OD</sub>	Differential Output Voltage			250	350	450	mV	
ΔV <sub>OD</sub>	Change in Magnitude of V <sub>OD</sub> for Complimentary Output States						50	mV
V <sub>OS</sub>	Offset Voltage			1.125	1.25	1.375	V	
ΔV <sub>OS</sub>	Change in Magnitude of V <sub>OS</sub> for Complimentary Output States						50	mV
I <sub>OS</sub>	Output Short Circuit Current							30
	CD <sub>THRESH</sub> DC Voltage (floating)		CD <sub>THRESH</sub>		1.3		V	
	CD <sub>THRESH</sub> Range				0.8		V	
I <sub>CC</sub>	Supply Current	Equalizing cable > 120m (Belden 1694A), TX_EN = 0			91	113	mA	
		Equalizing cable ≤ 120m (Belden 1694A), TX_EN = 0 <sup>(5)</sup>			71		mA	
		Power save mode (equalizer in sleep mode, TX_EN = 0)			11		mA	

- (1) Current flow into device pins is defined as positive. Current flow out of device pins is defined as negative. All voltages are stated referenced to V<sub>EE</sub> = 0 Volts.  
 (2) Typical values are stated for V<sub>CC</sub> = +3.3V and T<sub>A</sub> = +25°C.  
 (3) The LMH0387 equalizer can be optimized for different launch amplitudes via the SPI.  
 (4) The differential output voltage and offset voltage are adjustable via the SPI.  
 (5) The equalizer automatically shifts equalization stages at cable lengths less than or equal to 120m (Belden 1694A) to reduce power consumption. This power savings is also achieved by setting Extended 3G Reach Mode = 1 via the SPI. (Note: Forcing the Extended 3G Reach Mode in this way increases the cable reach for 3G data rates but also limits the achievable cable lengths at HD and SD data rates).

## Output Mode (Cable Driver) DC Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified<sup>(1)(2)</sup>.

Symbol	Parameter	Conditions	Reference	Min	Typ	Max	Units	
V <sub>CMOUT</sub>	Output Common Mode Voltage		BNC_IO		V <sub>CC</sub> – V <sub>OUT</sub>		V	
V <sub>OUT</sub>	Output Voltage Swing	R <sub>REF</sub> = 715Ω 1%		720	800	880	mV <sub>P-P</sub>	
V <sub>CMIN</sub>	Input Common Mode Voltage		SDI, $\overline{\text{SDI}}$	0.9 + V <sub>ID</sub> /2		V <sub>CC</sub> – V <sub>ID</sub> /2	V	
V <sub>ID</sub>	Input Voltage Swing	Differential		100		2200	mV <sub>P-P</sub>	
I <sub>CC</sub>	Supply Current	SD/ $\overline{\text{HD}}$ = 0, equalizer in sleep mode			57	71	mA	
		SD/ $\overline{\text{HD}}$ = 1, equalizer in sleep mode			50		mA	
		Power save mode (TX_EN = 0, equalizer in sleep mode)				11		mA
		Loopback mode (Tx and Rx both enabled), SD/ $\overline{\text{HD}}$ = 0				117		mA

(1) Current flow into device pins is defined as positive. Current flow out of device pins is defined as negative. All voltages are stated referenced to V<sub>EE</sub> = 0 Volts.

(2) Typical values are stated for V<sub>CC</sub> = +3.3V and T<sub>A</sub> = +25°C.

## Input Mode (Equalizer) AC Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified<sup>(1)</sup>.

Symbol	Parameter	Conditions	Reference	Min	Typ	Max	Units	
DR <sub>MIN</sub>	Minimum Input Data Rate		BNC_IO		125		Mbps	
DR <sub>MAX</sub>	Maximum Input Data Rate					2970	Mbps	
t <sub>jit</sub>	Equalizer Jitter for Various Cable Lengths	270 Mbps, Belden 1694A, 0-350 meters <sup>(2)(3)</sup>	SDO, $\overline{\text{SDO}}$			0.2	UI	
		270 Mbps, Belden 1694A, 350-400 meters <sup>(3)</sup>			0.2		UI	
		1.485 Gbps, Belden 1694A, 0-170 meters <sup>(2)(3)</sup>				0.25		UI
		1.485 Gbps, Belden 1694A, 170-200 meters <sup>(3)</sup>			0.3			UI
		2.97 Gbps, Belden 1694A, 0-100 meters <sup>(2)(3)</sup>				0.3		UI
		2.97 Gbps, Belden 1694A, 100-120 meters <sup>(3)</sup>			0.35			UI
t <sub>r</sub> , t <sub>f</sub>	Output Rise Time, Fall Time	20% – 80%, 100Ω load, Figure 1 <sup>(4)</sup>			80	130	ps	
Δt <sub>r</sub> , Δt <sub>f</sub>	Mismatch in Rise/Fall Time	<sup>(4)</sup>			2	15	ps	
t <sub>OS</sub>	Output Overshoot				1	5	%	
RL <sub>IN</sub>	Input Return Loss	5 MHz - 1.5 GHz <sup>(4)(5)</sup>	BNC_IO	15			dB	
		1.5 GHz - 3.0 GHz <sup>(4)(5)</sup>		10			dB	

(1) Typical values are stated for V<sub>CC</sub> = +3.3V and T<sub>A</sub> = +25°C.

(2) Based on design and characterization data over the full range of recommended operating conditions of the device. Jitter is measured in accordance with SMPTE RP 184, SMPTE RP 192, and the applicable serial data transmission standard: SMPTE 424M, SMPTE 292M, or SMPTE 259M.

(3) LMH0387 equalizer launch amplitude fine tuning set to nominal via the SPI by writing 30h ("00110000 binary") to SPI register 02h.

(4) Specification is ensured by characterization.

(5) Return loss is dependent on board design. The LMH0387 exceeds this specification on the SD387 evaluation board.

## Output Mode (Cable Driver) AC Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified<sup>(1)</sup>.

Symbol	Parameter	Conditions	Reference	Min	Typ	Max	Units
DR <sub>MAX</sub>	Maximum Input Data Rate		SDI, $\overline{\text{SDI}}$			2970	Mbps
t <sub>jit</sub>	Additive Jitter	2.97 Gbps <sup>(2)</sup>	BNC_IO		20		pSp-p
		1.485 Gbps <sup>(2)</sup>			18		pSp-p
		270 Mbps <sup>(2)</sup>			15		pSp-p
t <sub>r</sub> , t <sub>f</sub>	Output Rise Time, Fall Time	SD/ $\overline{\text{HD}}$ = 0, 20% – 80%			65	130	ps
		SD/ $\overline{\text{HD}}$ = 1, 20% – 80%		400		800	ps
$\Delta t_r$ , $\Delta t_f$	Mismatch in Rise/Fall Time	SD/ $\overline{\text{HD}}$ = 0				30	ps
		SD/ $\overline{\text{HD}}$ = 1				50	ps
	Duty Cycle Distortion	SD/ $\overline{\text{HD}}$ = 0 <sup>(3)</sup>				30	ps
		SD/ $\overline{\text{HD}}$ = 1 <sup>(3)</sup>				100	ps
t <sub>OS</sub>	Output Overshoot	SD/ $\overline{\text{HD}}$ = 0 <sup>(3)</sup>				10	%
		SD/ $\overline{\text{HD}}$ = 1 <sup>(3)</sup>				8	%
RL <sub>OUT</sub>	Output Return Loss	5 MHz - 1.5 GHz <sup>(3)(4)</sup>		15			dB
		1.5 GHz - 3.0 GHz <sup>(3)(4)</sup>		10			dB

(1) Typical values are stated for V<sub>CC</sub> = +3.3V and T<sub>A</sub> = +25°C.

(2) Cable driver additive jitter is measured with the input AC coupled.

(3) Specification is ensured by characterization.

(4) Return loss is dependent on board design. The LMH0387 exceeds this specification on the SD387 evaluation board.

## Input Mode (Equalizer) SPI Interface AC Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified<sup>(1)</sup>.

Symbol	Parameter	Conditions	Reference	Min	Typ	Max	Units	
<b>Recommended Input Timing Requirements</b>								
f <sub>SCK</sub>	SCK Frequency		SCK			20	MHz	
t <sub>PH</sub>	SCK Pulse Width High	Figure 2, Figure 3		40			% SCK period	
t <sub>PL</sub>	SCK Pulse Width Low						40	% SCK period
t <sub>SU</sub>	MOSI Setup Time	Figure 2, Figure 3	MOSI	4			ns	
t <sub>H</sub>	MOSI Hold Time						4	ns
t <sub>SSU</sub>	$\overline{\text{SS}}$ Setup Time	Figure 2, Figure 3	$\overline{\text{SS}}$	4			ns	
t <sub>SSH</sub>	$\overline{\text{SS}}$ Hold Time						4	ns
t <sub>SSOF</sub>	$\overline{\text{SS}}$ Off Time						10	ns
<b>Switching Characteristics</b>								
t <sub>ODZ</sub>	MISO Driven-to-Tristate Time	Figure 3	MISO				15	
t <sub>OZD</sub>	MISO Tristate-to-Driven Time						15	ns
t <sub>OD</sub>	MISO Output Delay Time						15	ns

(1) Typical values are stated for V<sub>CC</sub> = +3.3V and T<sub>A</sub> = +25°C.



Timing Diagrams




Figure 1. LVDS Output Voltage, Offset, and Timing Parameters




Figure 2. SPI Write




Figure 3. SPI Read

## DEVICE DESCRIPTION

The LMH0387 3 Gbps HD/SD SDI Configurable I/O Adaptive Cable Equalizer / Cable Driver is used at the input or output port of digital video equipment. It is designed to allow the sharing of a single BNC connector for either input or output.

### CONFIGURING THE INPUT (EQUALIZER) OR OUTPUT (CABLE DRIVER) MODE

The LMH0387 must be configured in either the input mode as an equalizer, or the output mode as a cable driver.

#### Input Mode (Equalizer)

To configure the LMH0387 in the input mode, the equalizer must be enabled and the cable driver must be disabled as described in the following steps:

1. Disable the cable driver by pulling the TX\_EN pin low.
2. Enable the equalizer by setting the sleep mode via the SPI to either auto sleep or disabled (never sleep). To do this, write either “01” (auto sleep – default) or “00” (never sleep) to bits [4:3] of SPI register 00h.
3. Set the equalizer launch amplitude fine tuning to the nominal setting via the SPI. To do this, write 30h (“00110000” binary) to SPI register 02h.

#### Output Mode (Cable Driver)

To configure the LMH0387 in the output mode, the cable driver must be enabled. The equalizer may either be disabled for power savings or enabled to provide a loopback path for the data being transmitted. For the normal output mode (equalizer disabled for power savings) follow these steps:

1. Disable the equalizer by forcing it to sleep via the SPI. To do this, write “10” (force sleep) to bits [4:3] of SPI register 00h.
2. Enable the cable driver by pulling the TX\_EN pin high.

To configure the LMH0387 for the output mode with the loopback path, the equalizer can be enabled in output mode by writing either “01” (auto sleep – default) or “00” (never sleep) to bits [4:3] of SPI register 00h. In this case, the LMH0387 input/output mode may be configured simply by toggling the TX\_EN pin since the equalizer remains active in either mode (TX\_EN set low for input mode and high for output mode).

### INPUT MODE (EQUALIZER) DESCRIPTION

SPI register access is required while operating the LMH0387 in the input mode. The equalizer launch amplitude fine tuning must be set to nominal via the SPI for correct equalizer operation. To do this, write 30h (“00110000 binary”) to SPI register 02h. The SPI registers provide access to many other useful LMH0387 features while in the input mode. Refer to the [Input Mode \(Equalizer\) SPI Register Access](#) section for details.

### INPUT INTERFACING

The LMH0387 accepts single-ended input at the BNC\_IO pin. The input must be AC coupled. The [Typical Application Circuit](#) diagram shows the typical configuration. The TERM<sub>RX</sub> input must be properly terminated with a 1.0  $\mu$ F capacitor followed by a 220 $\Omega$  resistor to ground as shown.

The LMH0387 BNC\_IO input can be optimized for different launch amplitudes via the SPI (see [LAUNCH AMPLITUDE OPTIMIZATION \(REGISTER 02h\)](#) in the [Input Mode \(Equalizer\) SPI Register Access](#) section).

The LMH0387 correctly handles equalizer pathological signals for standard definition and high definition serial digital video, as described in SMPTE RP 178 and RP 198, respectively.

### OUTPUT INTERFACING

The LMH0387 equalizer outputs, SDO and  $\overline{\text{SDO}}$ , are internally terminated 100 $\Omega$  LVDS outputs. These outputs can be DC coupled to most common differential receivers.

The default output common mode voltage ( $V_{OS}$ ) is 1.25V. The output common mode voltage may be adjusted via the SPI in 200 mV increments, from 1.05V to 1.85V (see [OUTPUT DRIVER ADJUSTMENTS \(REGISTER 01h\)](#) in the [Input Mode \(Equalizer\) SPI Register Access](#) section). This adjustable output common mode voltage offers flexibility for interfacing to many types of receivers.

The default differential output swing ( $V_{SSP-P}$ ) is 700 mV<sub>P-P</sub>. The differential output swing may be adjusted via the SPI in 100 mV increments from 400 mV<sub>P-P</sub> to 800 mV<sub>P-P</sub> (see [OUTPUT DRIVER ADJUSTMENTS \(REGISTER 01h\)](#) in the [Input Mode \(Equalizer\) SPI Register Access](#) section).

The LMH0387 equalizer output should be DC coupled to the input of the receiving device as long as the common mode ranges of both devices are compatible. 100Ω differential transmission lines should be used to connect between the LMH0387 outputs and the input of the receiving device where possible.

The LMH0387 allows flexibility when interfacing to low voltage crosspoint switches (i.e. 1.8V) and other devices with limited input ranges. The LMH0387 equalizer outputs can be DC coupled to these devices in most cases, avoiding the need to AC couple.

The LMH0387 may be AC coupled to the receiving device when necessary. For example, the LMH0387 equalizer outputs are not strictly compatible with 3.3V CML and thus should not be connected via 50Ω resistors to 3.3V. If the input common mode range of the receiving device is not compatible with the output common mode range of the LMH0387, then AC coupling is required. Following the AC coupling capacitors, the signal may have to be biased at the input of the receiving device.

### CARRIER DETECT ( $\overline{CD}$ )

Carrier detect  $\overline{CD}$  indicates if a valid signal is present at the LMH0387 BNC\_IO pin. If  $CD_{THRESH}$  is used, the carrier detect threshold will be altered accordingly.  $\overline{CD}$  provides a high voltage when no signal is present at the LMH0387 BNC\_IO pin.  $\overline{CD}$  is low when a valid input signal is detected.

### CARRIER DETECT THRESHOLD ( $CD_{THRESH}$ )

The  $CD_{THRESH}$  pin sets the threshold for the carrier detect. The carrier detect threshold is set by applying a voltage inversely proportional to the length of cable to equalize before loss of carrier is triggered. The applied voltage must be greater than the  $CD_{THRESH}$  floating voltage (typically 1.3V) in order to change the  $\overline{CD}$  threshold. As the applied  $CD_{THRESH}$  voltage is increased, the amount of cable that will be equalized before carrier detect is de-asserted is decreased.  $CD_{THRESH}$  may be left unconnected or connected to ground for normal  $\overline{CD}$  operation.

Figure 4 shows the minimum  $CD_{THRESH}$  input voltage required to force carrier detect to inactive vs. Belden 1694A cable length. The results shown are valid for Belden 1694A cable lengths of 0-120m at 2.97 Gbps, 0-200m at 1.485 Gbps, and 0-400m at 270 Mbps.




Figure 4.  $CD_{THRESH}$  vs. Belden 1694A Cable Length

### AUTO SLEEP

The LMH0387 equalizer is set for auto sleep operation by default. The equalizer portion of the LMH0387 powers down when no input signal is detected on the BNC\_IO pin. The equalizer powers on again once an input signal is detected. The auto sleep functionality can be changed to force sleep or turned off completely via the SPI registers.

In auto sleep mode, the time to power down the equalizer when the input signal is removed is less than 200  $\mu$ s and should not have any impact on the system timing requirements. The equalizer will wake up automatically once an input signal is detected, and the delay between signal detection and full functionality of the equalizer is negligible. The overall system will be limited only by the settling time constant of the equalizer adaptation loop.

## INPUT MODE (EQUALIZER) SPI REGISTER ACCESS

SPI register access is required for correct input mode (equalizer) operation. The SPI registers provide access to all of the equalizer features along with a cable length indicator, programmable output common mode voltage and swing, and launch amplitude optimization. There are four supported 8-bit registers in the device (see [Table 1](#)).

Note: The SPI\_EN pin must always be pulled high while using the LMH0387 in the input mode (equalizer), and may optionally be pulled high while using the LMH0387 in the output mode (cable driver) as well.

### SPI Write

The SPI write is shown in [Figure 2](#). The MOSI payload consists of a “0” (write command), seven address bits, and eight data bits. The  $\overline{SS}$  signal is driven low, and the 16 bits are sent to the LMH0387’s MOSI input. Data is latched on the rising edge of SCK. The MISO output is normally tri-stated during this operation. After the SPI write,  $\overline{SS}$  must return high.

### SPI Read

The SPI read is shown in [Figure 3](#). The MOSI payload consists of a “1” (read command) and seven address bits. The  $\overline{SS}$  signal is driven low, and the eight bits are sent to the LMH0387’s MOSI input. The addressed location is accessed immediately after the rising edge of the 8<sup>th</sup> clock and the eight data bits are shifted out on MISO starting with the falling edge of the 8<sup>th</sup> clock. MOSI must be tri-stated immediately after the rising edge of the 8<sup>th</sup> clock. After the SPI read,  $\overline{SS}$  must return high.

## GENERAL CONTROL (REGISTER 00h)

SPI Register 00h, General Control, provides access to many basic features of the equalizer, including the carrier detect status and the mute, sleep mode, and extended 3G reach mode controls.

### Carrier Detect

This bit shows the status of the carrier detect for the BNC\_IO pin.

### Mute

The mute control can be used to manually mute or enable SDO and  $\overline{SDO}$ . Setting this bit to “1” will mute the equalizer outputs by forcing them to logic zero. Setting the mute bit to “0” will force the equalizer outputs to be active.

### Sleep Mode

The sleep mode is used to automatically or selectively power down the equalizer for power savings when it is not needed. The auto sleep mode allows the equalizer to power down when no input signal is detected, and is activated by default or by writing “01” to bits [4:3] of SPI register 00h. If the auto sleep mode is active, the equalizer goes into a deep power save mode when no input signal is detected on the BNC\_IO pin. The device powers on again once an input signal is detected. The sleep functionality can be turned off completely (equalizer will never sleep) by writing “00” to bits [4:3] of SPI register 00h. Additionally, the equalizer can be forced to power down regardless of whether there is an input signal or not by writing “10” to bits [4:3] of SPI register 00h. The sleep mode has precedence over the mute mode.

### Extended 3G Reach Mode

The LMH0387 equalizer provides a mode to extend the 3G cable reach in systems which have margin in the jitter budget. This allows for additional cable reach at 2.97 Gbps at the expense of slightly higher output jitter. The extended 3G reach mode provides 10m of additional Belden 1694A cable reach, with an increase of output jitter at this longer cable length of 0.05 to 0.1 UI. (Note: In Extended 3G Reach Mode, the maximum equalizable cable lengths for HD and SD data rates will be limited to less than what can be achieved in normal mode).

## OUTPUT DRIVER ADJUSTMENTS (REGISTER 01h)

The equalizer output driver swing (amplitude) and offset voltage (common mode voltage) are adjustable via SPI register 01h.

### Output Swing

The output swing is adjustable via bits [7:5] of SPI register 01h. The default value for these register bits is “011” for a peak to peak differential output voltage of 700 mV<sub>P-P</sub>. The output swing can be adjusted in 100 mV increments from 400 mV<sub>P-P</sub> to 800 mV<sub>P-P</sub>.

### Offset Voltage

The offset voltage is adjustable via bits [4:2] of SPI register 01h. The default value for these register bits is “001” for an output offset of 1.25V. The output common mode voltage may be adjusted in 200 mV increments, from 1.05V to 1.85V. It can also be set to “101” for the maximum offset voltage. At this maximum offset voltage setting, the outputs are referenced to the positive supply and the offset voltage is around 2.1V.

## LAUNCH AMPLITUDE OPTIMIZATION (REGISTER 02h)

The LMH0387 can compensate for attenuation of the input signal prior to the equalizer. This compensation is useful for applications with a passive splitter at the equalizer input or a non-ideal input termination network, and is controlled by SPI register 02h.

**For correct equalizer operation with the default SMPTE 800 mV<sub>P-P</sub> launch amplitude and no external attenuation, the equalizer launch amplitude fine tuning must be set to the “nominal” setting via the SPI. To do this, write 30h (“00110000” binary) to SPI register 02h.**

### Coarse Control


Bit 7 of SPI register 02h is used for coarse control of the launch amplitude setting. At the default setting of “0”, the equalizer operates normally and expects a launch amplitude of 800 mV<sub>P-P</sub>. Bit 7 may be set to “1” to optimize the equalizer for input signals with 6 dB of attenuation (400 mV<sub>P-P</sub>).

### Fine Control

Once the coarse control is set, the equalizer input compensation may be further fine tuned by bits [6:3] of SPI register 02h. These bits may be used to tweak the input gain stage -2% to +60% around the coarse control setting. For typical equalizer operation, bits [6:3] of SPI register 02h should be changed from the default setting of “0000” to the nominal setting of “0110”.

## CABLE LENGTH INDICATOR (CLI) (REGISTER 03h)

The Cable Length Indicator (CLI) provides an indication of the length of cable attached to the equalizer input. CLI is accessible via bits [7:3] of SPI register 03h. The 5-bit CLI ranges in decimal value from 0 to 25 (“00000” to “11001” binary) and increases as the cable length is increased. [Figure 5](#) shows typical CLI values vs. Belden 1694A cable length. CLI is valid for Belden 1694A cable lengths of 0-120m at 2.97 Gbps, 0-200m at 1.485 Gbps, and 0-400m at 270 Mbps.



**Figure 5. CLI vs. Belden 1694A Cable Length**

## OUTPUT MODE (CABLE DRIVER) DESCRIPTION

### INPUT INTERFACING

The LMH0387 cable driver accepts differential input signals which can be DC or AC coupled.

### OUTPUT INTERFACING

The LMH0387 cable driver uses 75Ω internally terminated current mode outputs. The output level is 800 mV<sub>P-P</sub> with an R<sub>REF</sub> resistor of 715Ω. The R<sub>REF</sub> resistor is connected between the R<sub>REF</sub> pin and V<sub>CC</sub>, and should be placed as close as possible to the R<sub>REF</sub> pin.

The output should be AC coupled as shown in the [Typical Application Circuit](#) diagram. The TERM<sub>TX</sub> output must be properly terminated with a 4.7 μF capacitor followed by a 75Ω resistor to ground as shown.

### OUTPUT SLEW RATE CONTROL

The LMH0387 cable driver output rise and fall times are selectable for either SMPTE 259M or SMPTE 424M / 292M compliance via the SD/HD pin. For slower rise and fall times, or SMPTE 259M compliance, SD/HD is set high. For faster rise and fall times, or SMPTE 424M and SMPTE 292M compliance, SD/HD is set low. SD/HD has an internal pulldown.

### OUTPUT ENABLE

The LMH0387 cable driver can be enabled or disabled with the TX\_EN pin. When set low, the cable driver is powered off. TX\_EN has an internal pullup to enable the cable driver by default. When using the LMH0387 in the input mode (as an equalizer), the cable driver must be disabled by setting the TX\_EN pin low.

## APPLICATION INFORMATION

### PCB LAYOUT RECOMMENDATIONS

For information on layout and soldering of the laminate TLGA package, please refer to the following application note: AN-1125 ([SNAA002](#)), "Laminate CSP/FBGA."

**For a CSP package, it is a general requirement not to have any metal (traces or vias) on the top layer in the area directly underneath the device, other than the footprint. This is intended to provide a flat planar surface for the package.**

The SMPTE 424M, 292M, and 259M standards have stringent requirements for the input and output return loss of receivers and transmitters, which essentially specify how closely they must resemble a 75Ω network. Any non-idealities in the network between the BNC and the LMH0387 will degrade the return loss. Care must be taken to minimize impedance discontinuities both for the BNC footprint and for the trace between the BNC and the LMH0387 to ensure that the characteristic impedance is 75Ω. Best return loss performance is achieved with the LMH0387 placed closely to the BNC to minimize the trace length between the BNC and the LMH0387's BNC\_IO pin. Please consider the following PCB recommendations:

- Place the LMH0387 in close proximity to the BNC.
- Use surface mount components, and use the smallest components available. In addition, use the smallest size component pads.
- Select trace widths that minimize the impedance mismatch between the BNC and the LMH0387.
- Select a board stack up that supports both 75Ω single-ended traces and 100Ω loosely-coupled differential traces.
- Maintain symmetry on the complimentary signals.
- Route 100Ω traces uniformly (keep trace widths and trace spacing uniform along the trace).
- Avoid sharp bends in the signal path; use 45° or radial bends.
- Place bypass capacitors close to each power pin, and use the shortest path to connect device power and ground pins to the respective power or ground planes.
- Remove ground plane under input/output components to minimize parasitic capacitance.

### Typical Performance Characteristics




Figure 6. Equalizer Output at 2.97 Gbps with 120m Belden 1694A, H: 100 ps / div, V: 50 mV / div (SDO output shown)




Figure 7. Cable Driver Output at 2.97 Gbps H: 62.5 ps / div, V: 100 mV / div (BNC\_IO output shown)




Figure 8. Output Return Loss



## SPI Registers

### Table 1. SPI Registers

Address	R/W	Name	Bits	Field	Default	Description
00h	R/W	General Control	7	Carrier Detect		Read only. 0: No carrier detected on BNC_IO pin. 1: Carrier detected on BNC_IO pin.
			6	Mute	0	0: Normal operation. 1: Equalizer outputs muted.
			5	Reserved	0	Reserved as 0. Always write 0 to this bit.
			4:3	Sleep Mode	01	Equalizer sleep mode control. Sleep has precedence over Mute. 00: Never sleep. Disable sleep mode (force equalizer to stay enabled). 01: Auto sleep. Sleep mode active when no input signal detected. 10: Force sleep. Force equalizer into sleep mode (powered down) regardless of whether there is an input signal or not. 11: Reserved.
			2	Extended 3G Reach Mode	0	Extended 3G reach mode to extend the equalizable cable length for 2.97 Gbps applications. 0: Normal operation. 1: Extended 3G reach mode.
			1:0	Reserved	00	Reserved as 00. Always write 00 to these bits.
01h	R/W	Output Driver	7:5	Output Swing	011	Equalizer output driver swing ( $V_{SSP-P}$ ). 000: $V_{SSP-P} = 400 \text{ mV}_{P.P.}$ . 001: $V_{SSP-P} = 500 \text{ mV}_{P.P.}$ . 010: $V_{SSP-P} = 600 \text{ mV}_{P.P.}$ . 011: $V_{SSP-P} = 700 \text{ mV}_{P.P.}$ . 100: $V_{SSP-P} = 800 \text{ mV}_{P.P.}$ . 101, 110, 111: Reserved.
			4:2	Offset Voltage	001	Equalizer output driver offset voltage (common mode voltage). 000: $V_{OS} = 1.05\text{V}$ . 001: $V_{OS} = 1.25\text{V}$ . 010: $V_{OS} = 1.45\text{V}$ . 011: $V_{OS} = 1.65\text{V}$ . 100: $V_{OS} = 1.85\text{V}$ . 101: $V_{OS}$ referenced to positive supply. 110, 111: Reserved.
			1:0	Reserved	00	Reserved as 00. Always write 00 to these bits.



**Table 1. SPI Registers (continued)**

Address	R/W	Name	Bits	Field	Default	Description
02h	R/W	Launch Amplitude	7	Coarse Control	0	Coarse launch amplitude optimization for equalizer input. 0: Normal optimization with no external attenuation (800 mV <sub>P-P</sub> launch amplitude). 1: Optimized for 6 dB external attenuation (400 mV <sub>P-P</sub> launch amplitude).
			6:3	Fine Control	0000	Launch amplitude optimization fine tuning for equalizer input. 0000: +20% from nominal. 0001: +16% from nominal. 0010: +12% from nominal. 0011: +9% from nominal. 0100: +6% from nominal. 0101: +3% from nominal. <b>0110: Nominal.</b> (The default setting must be changed to this nominal setting for most applications). 0111: -2% from nominal. 1001: +24% from nominal. 1010: +29% from nominal. 1011: +34% from nominal. 1100: +40% from nominal. 1101: +46% from nominal. 1110: +53% from nominal. 1111: +60% from nominal. 1000: Reserved.
			2:0	Reserved	000	Reserved as 000. Always write 000 to these bits.
03h	R	CLI	7:3	CLI		Cable Length Indicator. Provides an indication of the length of cable attached to the equalizer input. CLI increases as the cable length increases.
			2:0	Reserved	000	Reserved.

## REVISION HISTORY

Changes from Revision F (April 2013) to Revision G	Page
• Changed layout of National Data Sheet to TI format .....	17

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
LMH0387SL/NOPB	ACTIVE	TLGA	NPD	48	1000	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR		LMH0387SL	<a href="#">Samples</a>
LMH0387SLE/NOPB	ACTIVE	TLGA	NPD	48	250	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR		LMH0387SL	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH0387SL/NOPB	TLGA	NPD	48	1000	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMH0387SLE/NOPB	TLGA	NPD	48	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal




Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH0387SL/NOPB	TLGA	NPD	48	1000	367.0	367.0	38.0
LMH0387SLE/NOPB	TLGA	NPD	48	250	213.0	191.0	55.0

NPD0048A



**RECOMMENDED LAND PATTERN**  
1:1 RATIO WITH PACKAGE SOLDER PADS

**DIMENSIONS ARE IN MILLIMETERS**  
DIMENSIONS IN ( ) FOR REFERENCE ONLY



SLD48A (Rev B)

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)