

LMH0395 3G HD/SD SDI Dual Output Low Power Extended Reach Adaptive Cable Equalizer

Check for Samples: LMH0395

FEATURES

- SMPTE 424M, SMPTE 292M, SMPTE 344M, SMPTE 259M, and DVB-ASI Compliant
- Equalized Cable Lengths (Belden 1694A):
 200m at 2.97 Gbps, 220m at 1.485 Gbps, and
 400m at 270 Mbps
- Ultra Low Power Consumption: 140 mW (Dual Outputs), 115 mW (Single Output)
- Dual Differential Outputs; Second Output can be Independently Powered Down
- Power Save Mode with Auto Sleep Control (17 mW Typical Power Consumption in Power Save Mode)
- Designed for Crosstalk Immunity
- Output De-Emphasis to Compensate for FR4 Board Trace Losses
- Digital and Analog Programmable MUTE_{REF}
 Threshold
- Optional SPI Register Access
- Input Data Rates: 125 Mbps to 2.97 Gbps
- Internally Terminated 100Ω LVDS Outputs with Programmable Output Common Mode Voltage and Swing
- Programmable Launch Amplitude Optimization
- Cable Length Indicator
- Single 2.5V Supply Operation
- 24-Pin WQFN Package
- Industrial Temperature Range: -40°C to +85°C

APPLICATIONS

- SMPTE 424M, SMPTE 292M, SMPTE 344M, and SMPTE 259M Serial Digital Interfaces
- Broadcast Video Routers, Switchers, and Distribution Amplifiers

DESCRIPTION

The LMH0395 3 Gbps HD/SD SDI Dual Output Low Power Extended Reach Adaptive Cable Equalizer is designed to equalize data transmitted over cable (or any media with similar dispersive loss characteristics). The equalizer operates over a wide range of data rates from 125 Mbps to 2.97 Gbps and supports SMPTE 424M, SMPTE 292M, SMPTE 344M, SMPTE 259M, and DVB-ASI standards.

The LMH0395 provides extended cable reach with improved immunity to crosstalk and ultra low power consumption. The equalizer includes active sensing circuitry that ensures robust performance and enhanced immunity to variations in the input signal launch amplitude. The LMH0395 offers power management to further reduce power consumption when no input signal is present.

The LMH0395 has two differential serial data outputs, increasing flexibility and eliminating the need for a fanout buffer on the output in many applications. The outputs may be independently enabled and controlled. The output drivers offer programmable deemphasis for up to 40" of FR4 trace losses.


The LMH0395 supports two modes of operation. In pin mode, the LMH0395 operates with control pins to set its operating state. In SPI mode, an optional SPI serial interface can be used to access and configure multiple LMH0395 devices in a daisy-chain configuration. This allows programming the output common mode voltage and swing, output deemphasis level, input launch amplitude, and power management settings, as well as access to a cable length indicator and all pin mode features.

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Typical Application (Pin Mode)



Connection Diagrams





Figure 1. Pin Mode (non-SPI) / SPI_EN = GND

Submit Documentation Feedback





The exposed die attach pad is a negative electrical terminal for this device. It should be connected to the negative power supply voltage.

Figure 2. SPI Mode / SPI_EN = V_{CC} , 24-Pin WQFN Package See Package Number RTW0024A

Pin Descriptions - Pin Mode (non-SPI) / SPI_EN = GND

Pin	Name	I/O, Type	Description
1	V _{EE}	Ground	Negative power supply (ground).
2	V _{EE}	Ground	Negative power supply (ground).
3	SDI	I, SDI	Serial data true input.
4	SDI	I, SDI	Serial data complement input.
5	V _{EE}	Ground	Negative power supply (ground)
6	SPI_EN	I, LVCMOS	SPI register access enable. This pin has an internal pulldown. H = SPI register access mode. L = Pin mode.
7	SDO1_DISABLE	I, LVCMOS	Output driver 1 (SDO1, \$\overline{SDO1}\$) disable. This pin has an internal pullup. H (or no connection) = Output driver 1 is in a high impedance state. L = Output driver 1 is enabled.
8	AEC+	I/O, Analog	AEC loop filter external capacitor (1µF) positive connection (capacitor is optional).
9	AEC-	I/O, Analog	AEC loop filter external capacitor (1µF) negative connection (capacitor is optional).
10	BYPASS	I, LVCMOS	Equalization bypass. This pin has an internal pulldown. H = Equalization is bypassed (no equalization occurs). L = Normal operation.
11	MUTE _{REF}	I, Analog	Mute reference input. Sets the threshold for \overline{CD} and (with \overline{CD} tied to MUTE) determines the maximum cable to be equalized before muting. MUTE _{REF} may be either unconnected or connected to ground for normal \overline{CD} operation.
12	V _{EE}	Ground	Negative power supply (ground).
13	V _{EE}	Ground	Negative power supply (ground).
14	SDO0	O, LVDS	Serial data output 0 complement.
15	SDO0	O, LVDS	Serial data output 0 true.
16	V _{EE}	Ground	Negative power supply (ground).
17	SDO1	O, LVDS	Serial data output 1 complement.
18	SDO1	O, LVDS	Serial data output 1 true



Pin Descriptions – Pin Mode (non-SPI) / SPI_EN = GND (continued)

Pin	Name	I/O, Type	Description
19	AUTO SLEEP	I, LVCMOS	Auto Sleep. AUTO SLEEP has precedence over MUTE and BYPASS. This pin has an internal pullup. H = When no input signal is detected, the device will power down and the outputs will be in a high impedance state. L = Device will not enter auto power down.
20	V _{CC}	Power	Positive power supply (+2.5V).
21	MUTE	I, LVCMOS	Output mute. $\overline{\text{CD}}$ may be tied to this pin to inhibit the output when no input signal is present. MUTE has precedence over BYPASS. This pin has an internal pulldown. H = Outputs are forced to a constant logic high state. L = Outputs are enabled.
22	CD	O, LVCMOS	Carrier detect. H = No input signal detected. L = Input signal detected.
23	V _{EE}	Ground	Negative power supply (ground).
24	V _{CC}	Power	Positive power supply (+2.5V).
DAP	V _{EE}	Ground	Connect exposed DAP to negative power supply (ground).

Pin Descriptions – SPI Mode / SPI_EN = V_{CC}

Pin	Name	I/O, Type	Description
1	V _{EE}	Ground	Negative power supply (ground).
2	V _{EE}	Ground	Negative power supply (ground).
3	SDI	I, SDI	Serial data true input.
4	SDI	I, SDI	Serial data complement input.
5	V _{EE}	Ground	Negative power supply (ground).
6	SPI_EN	I, LVCMOS	SPI register access enable. This pin has an internal pulldown. H = SPI register access mode. L = Pin mode.
7	SDO1_DISABLE	I, LVCMOS	Output driver 1 (SDO1, \$\overline{SDO1}\$) disable. This pin has an internal pullup. H (or no connection) = Output driver 1 is in a high impedance state. L = Output driver 1 is enabled.
8	AEC+	I/O, Analog	AEC loop filter external capacitor (1µF) positive connection (capacitor is optional).
9	AEC-	I/O, Analog	AEC loop filter external capacitor (1µF) negative connection (capacitor is optional).
10	CD	O, LVCMOS	Carrier detect. H = No input signal detected. L = Input signal detected.
11	MUTE _{REF}	I, Analog	Mute reference input. Sets the threshold for $\overline{\text{CD}}$ and (with $\overline{\text{CD}}$ tied to MUTE) determines the maximum cable to be equalized before muting. MUTE _{REF} may be either unconnected or connected to ground for normal $\overline{\text{CD}}$ operation.
12	V _{EE}	Ground	Negative power supply (ground).
13	SS (SPI)	I, LVCMOS	SPI slave select. This pin has an internal pullup.
14	SDO0	O, LVDS	Serial data output 0 complement.
15	SDO0	O, LVDS	Serial data output 0 true.
16	V _{EE}	Ground	Negative power supply (ground).
17	SDO1	O, LVDS	Serial data output 1 complement.
18	SDO1	O, LVDS	Serial data output 1 true.
19	MISO (SPI)	O, LVCMOS	SPI Master Input / Slave Output. LMH0395 control data transmit.
20	V _{CC}	Power	Positive power supply (+2.5V).
21	SCK (SPI)	I, LVCMOS	SPI serial clock input.
22	MOSI (SPI)	I, LVCMOS	SPI Master Output / Slave Input. LMH0395 control data receive. This pin has an internal pulldown.
23	V _{EE}	Ground	Negative power supply (ground).
24	V _{CC}	Power	Positive power supply (+2.5V).
DAP	V _{EE}	Ground	Connect exposed DAP to negative power supply (ground).





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings(1)

Aboolato maximani itatingo			
Supply Voltage	3.1V		
Input Voltage (all inputs)	Input Voltage (all inputs)		
Storage Temperature Range	−65°C to +150°C		
Junction Temperature	+125°C		
Declara Thomas Decistors	θ _{JA} 24-pin WQFN	+40°C/W	
Package Thermal Resistance	θ_{JC} 24-pin WQFN	+6°C/W	
ESD Rating (HBM)		≥±6 kV	
ESD Rating (MM)	≥±300V		
ESD Rating (CDM)	≥±2 kV		

^{(1) &}quot;Absolute Maximum Ratings" are those parameter values beyond which the life and operation of the device cannot be ensured. The stating herein of these maximums shall not be construed to imply that the device can or should be operated at or beyond these values. The table of "Electrical Characteristics" specifies acceptable device operating conditions.

Recommended Operating Conditions

Supply Voltage (V _{CC} – V _{EE})	2.5V ±5%
Input Coupling Capacitance	1.0 μF
Operating Free Air Temperature (T _A)	-40°C to +85°C

DC Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (1)(2).

	Parameter	Test Conditions	Reference	Min	Тур	Max	Units
V_{IH}	Input Voltage High Level		Logio Inputo	1.7		V _{CC}	V
V_{IL}	Input Voltage Low Level		Logic Inputs	V_{EE}		0.7	V
V_{SDI}	Input Voltage Swing	0m cable length (3)	SDI, SDI	720	800	880	mV_{P-P}
V_{CMIN}	Input Common Mode Voltage		טטו, טטו		1.65		V
V_{SSP-P}	Differential Output Voltage, P-P			500	700	900	mV_{P-P}
V_{OD}	Differential Output Voltage			250	350	450	mV
ΔV_{OD}	Change in Magnitude of V _{OD} for Complimentary Output States	100Ω load, default register settings, Figure 3 ⁽⁴⁾	SDO0, SDO0			50	mV
Vos	Offset Voltage	John 193, Figure 0	SDO1, SDO1	1.1	1.2	1.35	V
ΔV _{OS}	Change in Magnitude of V _{OS} for Complimentary Output States					50	mV
Ios	Output Short Circuit Current					30	mA
	MUTE _{REF} DC Voltage (floating)		NAUTE		1.3		V
	MUTE _{REF} Range		MUTE _{REF}		0.8		V
V _{OH}	Output Voltage High Level	I _{OH} = -2 mA	OD MICO	2.0			V
V _{OL}	Output Voltage Low Level	I _{OL} = +2 mA	CD, MISO			0.2	V
I _{CC}		Normal operation, dual outputs (5)			55	78	mA
	Supply Current	Normal operation, single output ⁽⁵⁾			45	65	mA
		Power save mode			7	10	mA

⁽¹⁾ Current flow into device pins is defined as positive. Current flow out of device pins is defined as negative. All voltages are stated referenced to V_{EE} = 0 Volts.

⁽²⁾ Typical values are stated for $V_{CC} = +2.5V$ and $T_A = +25^{\circ}C$.

⁽³⁾ The LMH0395 can be optimized for different launch amplitudes via the SPI.

⁽⁴⁾ The differential output voltage and offset voltage are adjustable via the SPI.

⁽⁵⁾ Typical I_{CC} is measured with a 2.97 Gbps input signal.



AC Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (1).

	Parameter	Test Conditions	Reference	Min	Тур	Max	Units
BR _{MIN}	Minimum Input Data Rate		en <u>en</u>		125		Mbps
BR _{MAX}	Maximum Input Data Rate		SDI, SDI			2970	Mbps
		2.97 Gbps, Belden 1694A, 0-100 meters ⁽²⁾				0.2	UI
		2.97 Gbps, Belden 1694A, 100-140 meters ⁽²⁾				0.3	UI
		2.97 Gbps, Belden 1694A, 140-180 meters ⁽²⁾				0.5	UI
	Jitter for Various Cable Lengths	2.97 Gbps, Belden 1694A, 180-200 meters			0.55		UI
		1.485 Gbps, Belden 1694A, 0-200 meters ⁽²⁾				0.2	UI
		1.485 Gbps, Belden 1694A, 200-220 meters			0.3		UI
		270 Mbps, Belden 1694A, 0-400 meters ⁽²⁾				0.3	UI
t _r , t _f	Output Rise Time, Fall Time	$20\% - 80\%$, $100Ω$ load, Figure $3^{(3)}$	SD00, <u>SD00</u>		90	130	ps
	Mismatch in Rise/Fall Time	See ⁽³⁾	SDO1, SDO1		2	15	ps
tos	Output Overshoot	See (3)			1	5	%
RL _{IN}	Input Return Loss	5 MHz - 1.5 GHz ⁽⁴⁾		15			dB
	input Return Loss	1.5 GHz - 3.0 GHz ⁽⁴⁾	SDI, SDI	10			dB
R _{IN}	Input Resistance	single-ended	ועס, ועס		1.5		kΩ
C _{IN}	Input Capacitance	single-ended			0.7		pF

⁽¹⁾ Typical values are stated for $V_{CC} = +2.5V$ and $T_A = +25^{\circ}C$.

⁽²⁾ Based on design and characterization data over the full range of recommended operating conditions of the device. Jitter is measured in accordance with SMPTE RP 184, SMPTE RP 192, and the applicable serial data transmission standard: SMPTE 424M, SMPTE 292M, or SMPTE 259M.

⁽³⁾ Specification is ensured by characterization.

⁽⁴⁾ Input return loss is dependent on board design. The LMH0395 exceeds this specification on the SD395 evaluation board with a return loss network consisting of a 5.6 nH inductor in parallel with a 75Ω series resistor on the input.



SPI Interface AC Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (1).

	Parameter	Parameter Test Conditions		Min	Тур	Max	Units
Recomi	mended Input Timing Requiremen	nts					
f _{SCK}	SCK Frequency					20	MHz
t _{PH}	SCK Pulse Width High	Figure 4 Figure F	SCK	40			% SCK period
t _{PL}	SCK Pulse Width Low	Figure 4, Figure 5		40			% SCK period
t _{SU}	MOSI Setup Time	Figure 4, Figure 5	MOSI	4			ns
t _H	MOSI Hold Time		MOSI	4			ns
t _{SSSU}	SS Setup Time			14			ns
t _{SSH}	SS Hold Time	Figure 4, Figure 5	SS	4			ns
t _{SSOF}	SS Off Time	rigure 4, rigure 3		1			SCK period
Switchi	ng Characteristics						
t _{ODZ}	MISO Driven-to-Tristate Time					20	ns
t _{OZD}	MISO Tristate-to-Driven Time	Figure 5	MISO			10	ns
t _{OD}	MISO Output Delay Time					15	ns

(1) Typical values are stated for V_{CC} = +2.5V and T_A = +25°C.

Timing Diagrams




Figure 3. LVDS Output Voltage, Offset, and Timing Parameters




Figure 4. SPI Write







Figure 5. SPI Read

Block Diagram(Pin Mode)



Submit Documentation Feedback



Device Operation

BLOCK DESCRIPTION

The **Equalizer Filter** block is a multi-stage adaptive filter. If Bypass is high, the equalizer filter is disabled.

The **DC Restoration / Level Control** block receives the differential signals from the equalizer filter block. This block incorporates a self-biasing DC restoration circuit to fully DC restore the signals. If Bypass is high, this function is disabled.

The signals before and after the DC Restoration / Level Control block are used to generate the **Automatic Equalization Control (AEC)** signal. This control signal sets the gain and bandwidth of the equalizer filter.

The Carrier Detect block generates the carrier detect signal based on the SDI input and an adjustment from the Mute Reference block.

The **SPI Control** block uses the MOSI, MISO, SCK, and \overline{SS} signals in SPI mode to control the SPI registers. SPI_EN selects between SPI mode and pin mode. In pin mode, SPI_EN is driven logic low.

The **Output Drivers** produce SDO0, SDO0, SDO1, and SDO1.

MUTE REFERENCE (MUTE_{REF})

The mute reference sets the threshold for $\overline{\text{CD}}$ and (with $\overline{\text{CD}}$ tied to MUTE) determines the amount of cable to equalize before automatically muting the outputs. This is set by applying a voltage inversely proportional to the length of cable to equalize. The applied voltage must be greater than the MUTE_{REF} floating voltage (typically 1.3V) in order to change the $\overline{\text{CD}}$ threshold. As the applied MUTE_{REF} voltage is increased, the amount of cable that can be equalized before carrier detect is de-asserted and the outputs are muted is decreased. MUTE_{REF} may be left unconnected or connected to ground for normal $\overline{\text{CD}}$ operation. Optionally, the LMH0395 allows the mute reference to be set digitally via SPI register 03h.

Figure 6 shows the minimum MUTE_{REF} input voltage required to force carrier detect to inactive vs. Belden 1694A cable length. The results shown are valid for Belden 1694A cable lengths of 0-200m at 2.97 Gbps, 0-220m at 1.485 Gbps, and 0-400m at 270 Mbps.




Figure 6. MUTE_{REF} vs. Belden 1694A Cable Length

CARRIER DETECT (CD) AND MUTE

Carrier detect $\overline{\text{CD}}$ indicates if a valid signal is present at the LMH0395 input. This signal is logical OR operation of internal energy detector and MUTE_{REF} setting (if used). Internal energy detector detects energy across different data rates. If MUTE_{REF} is used, the carrier detect threshold will be altered accordingly. $\overline{\text{CD}}$ provides a high voltage when no signal is present at the LMH0395 input. $\overline{\text{CD}}$ is low when a valid input signal is detected.

MUTE can be used to manually mute or enable the output drivers. Applying a high input to MUTE will mute the LMH0395 outputs by forcing the output to a logic 1. Applying a low input will force the outputs to be active.

In pin mode, $\overline{\text{CD}}$ and MUTE may be tied together to automatically mute the output when no input signal is present.



AUTO SLEEP

The auto sleep mode allows the LMH0395 to power down when no input signal is detected. If the AUTO SLEEP pin is set high, the LMH0395 goes into a deep power save mode when no signal is detected. The device powers on again once an input signal is detected. If the AUTO SLEEP pin is set low, the LMH0395 will always be on and will not enter power save mode. The auto sleep functionality can be turned off by setting AUTO SLEEP low or tying this pin to ground. An additional auto sleep setting available in SPI mode can be used to force the equalizer to power down regardless of whether there is an input signal or not. Auto sleep has precedence over mute and bypass modes.

In auto sleep mode, the time to power down the equalizer when the input signal is removed is less than 200 µs and should not have any impact on the system timing requirements. The device will wake up automatically once an input signal is detected, and the delay between signal detection and full functionality of the equalizer is negligible (about 5 ms). The overall system will be limited only by the settling time constant of the equalizer adaptation loop.

INPUT INTERFACING

The LMH0395 accepts either differential or single-ended input. The input must be AC coupled. The Typical Application (Pin Mode) diagram shows the typical configuration for a single-ended input. The unused input must be properly terminated as shown.

The LMH0395 can be optimized for different launch amplitudes via the SPI (see LAUNCH AMPLITUDE OPTIMIZATION in the SPI Register Access section).

The LMH0395 correctly handles equalizer pathological signals for standard definition and high definition serial digital video, as described in SMPTE RP 178 and RP 198, respectively.

OUTPUT INTERFACING

The LMH0395 dual output differential pairs, SDO0, $\overline{\text{SDO0}}$, SDO1, and $\overline{\text{SDO1}}$ are internally terminated 100 Ω LVDS outputs. These outputs can be DC coupled to most common differential receivers.

The default output common mode voltage (V_{OS}) is 1.2V. The output common mode voltage may be adjusted via the SPI in 200 mV increments, from 0.8V to 1.2V (see OUTPUT DRIVER ADJUSTMENTS AND DE-EMPHASIS SETTING in the SPI Register Access section). When the output common mode is supply referenced, the common mode voltage is about 1.35V (for 700 mV_{P-P} differential swing). This adjustable output common mode voltage offers flexibility for interfacing to many types of receivers.

The default differential output swing (V_{SSP-P}) is 700 mV_{P-P}. The differential output swing may be adjusted via the SPI. Valid options are 400, 600, 700, or 800 mV_{P-P} (see OUTPUT DRIVER ADJUSTMENTS AND DE-EMPHASIS SETTING in the SPI Register Access section).

The LMH0395 output should be DC coupled to the input of the receiving device where possible. 100Ω differential transmission lines should be used to connect between the LMH0395 outputs and the input of the receiving device.

The LMH0395 output should not be DC coupled to CML inputs. If there are strong pullup resistors (i.e. 50Ω) at the receiving device, AC coupling should be used. The value of these AC-coupling capacitors should be large enough (typically 4.7 μ F) to accommodate for the SD pathological video pattern.

Figure 7 shows an example of a DC-coupled interface between the LMH0395 and LMH0346 SDI reclocker. The differential transmission line should be terminated with a 100Ω resistor at the receiving device as shown. The resistor should be placed as close as possible to the LMH0346 input. If desired, this network may be terminated with two 50Ω resistors and a center-tap capacitor to ground in place of the single 100Ω resistor.

Figure 8 shows an example of a DC-coupled interface between the LMH0395 and LMH0356 SDI reclocker. The LMH0356 inputs have internal 50Ω terminations (100Ω differential) to terminate the transmission line, so no additional components are required.

The LMH0395 output drivers are equipped with programmable output de-emphasis to minimize inter-symbol interference caused by the loss dispersion from driving signals across PCB traces (see OUTPUT DRIVER ADJUSTMENTS AND DE-EMPHASIS SETTING in the SPI Register Access section). De-emphasis works with all combinations of output common mode voltage and output voltage swing settings to support DC coupling to the receiving device.






Figure 7. DC Output Interface to LMH0346 Reclocker




Figure 8. DC Output Interface to LMH0356 Reclocker

SPI Register Access

Setting SPI_EN high enables the optional SPI register access mode. In SPI mode, the LMH0395 provides register access to all of its features along with a cable length indicator, programmable output de-emphasis, programmable output common mode voltage and swing, digital MUTE_{REF}, and launch amplitude optimization. There are eight supported 8-bit registers in the device (see Table 1). The LMH0395 supports SPI daisy-chaining among an unlimited number of LMH0395 devices.

SPI Transaction Overview

Each SPI transaction to a single device is 16-bits long. The transaction is initiated by driving \overline{SS} low, and completed by returning \overline{SS} high. The 16-bit MOSI payload consists of the read/write command ("1" for reads and "0" for writes), the seven address bits of the device register (MSB first), and the eight data bits (MSB first). The LMH0395 MOSI input data is latched on the rising edge of SCK, and the MISO output data is sourced on the falling edge of SCK.

In order to facilitate daisy-chaining, the prior SPI command, address, and data are shifted out on the MISO output as the current command, address, and data are shifted in on the MOSI input. For SPI writes, the MISO output is typically ignored as "Don't Care" data. For SPI reads, the MISO output provides the requested read data (after 16 periods of SCK). The MISO output is active when \overline{SS} low, and tri-stated when \overline{SS} is high.

SPI Write

The SPI write is shown in Figure 4. The SPI write is 16 bits long. The 16-bit MOSI payload consists of a "0" (write command), seven address bits, and eight data bits. The SS signal is driven low, and the 16 bits are sent to the LMH0395's MOSI input. After the SPI write, SS must return high. The prior SPI command, address, and data shifted out on the MISO output during the SPI write is shown as "Don't Care" on the MISO output in Figure 4.



SPI Read

The SPI read is shown in Figure 5. The SPI read is 32 bits long, consisting of a 16-bit read transaction followed by a 16-bit dummy read transaction to shift out the read data on the MISO output. The first 16-bit MOSI payload consists of a "1" (read command), seven address bits, and eight "1"s which are ignored. The second 16-bit MOSI payload consists of 16 "1"s which are ignored but necessary in order to shift out the requested read data on the MISO output. The SS signal is driven low, and the first 16 bits are sent to the LMH0395's MOSI input. The prior SPI command, address, and data are shifted out on the MISO output during the first 16-bit transaction, and are typically ignored (this is shown as "Don't Care" on the MISO output in Figure 5. SS must return high and then is driven low again before the second 16 bits (all "1"s) are sent to the LMH0395's MOSI input. Once again, the prior SPI command, address, and data are shifted out on the MISO output, but this data now includes the requested read data. The read data is available on the MISO output during the second 8 bits of the 16-bit dummy read transaction, as shown by D7-D0 in Figure 5.

SPI Daisy-Chain Operation

The LMH0395 SPI controller supports daisy-chaining the serial data between an unlimited number of LMH0395 devices. Each LMH0395 device is directly connected to the SCK and SS pins on the host. However, only the first LMH0395 device in the chain is connected to the host's MOSI pin, and only the last device in the chain is connected to the host's MISO pin. The MISO pin of each intermediate LMH0395 device in the chain is connected to the MOSI pin of the next LMH0395 device, creating a serial shift register. This daisy-chain architecture is shown in Figure 9.




Figure 9. SPI Daisy Chain System Architecture

In a daisy-chain configuration of N LMH0395 devices, the host conceptually sees a shift register of length 16xN. Therefore the length of SPI transactions (as previously described) is 16xN bits, and \overline{SS} must be asserted for 16xN clock cycles for each SPI transaction.

SPI Daisy-Chain Write

Figure 10 shows the SPI daisy-chain write for a daisy-chain of N devices. The \overline{SS} signal is driven low and SCK is toggled for 16xN clocks. The 16xN bit MOSI payload (sent to Device 1 in the daisy-chain) consists of the 16-bit SPI write data for Device N (the last device in the chain), followed by the write data for Device N-1, Device N-2, etc., ending with the write data for Device 1 (the first device in the chain). The 16-bit SPI write data for each device consists of a "0" (write command), seven address bits, and eight data bits. After the SPI daisy-chain write, \overline{SS} must return high and then the write occurs for all devices in the daisy-chain.






Figure 10. SPI Daisy-Chain Write

SPI Daisy-Chain Read

Figure 11 shows the SPI daisy-chain read for a daisy-chain of N devices. The SPI daisy-chain read is 32xN bits long, consisting of 16xN bits for the read transaction followed by 16xN bits for the dummy read transaction (all "1"s) to shift out the read data on the MISO output. The SS signal is driven low and SCK is toggled for 16xN clocks. The first 16xN bit MOSI payload (sent to Device 1 in the daisy-chain) consists of the 16-bit SPI read data for Device N (the last device in the chain), followed by the read data for Device N-1, Device N-2, etc., ending with the read data for Device 1 (the first device in the chain). The 16-bit SPI read data for each device consists of a "1" (read command), seven address bits, and eight "1"s (which are ignored). After the first 16xN bit transaction, SS must return high (to latch the data) and then is driven low again before the second 16xN bit transaction of all "1"s is sent to the MOSI input. The requested read data is shifted out on MISO starting with the data for Device N and ending with the data for Device 1. After this transaction, SS must return high.




Figure 11. SPI Daisy-Chain Read



SPI Daisy-Chain Read and Write Example

The following example further clarifies LMH0395 SPI daisy-chain operation. Assume a daisy-chain of three LMH0395 devices (Device 1, Device 2, and Device 3), with Device 1 as the first device in the chain and Device 3 as the last device in the chain, as shown by the first three devices in Figure 9. Since there are three devices in the daisy-chain, each SPI transaction is 48-bits long.

This example shows an SPI operation combining SPI reads and writes in order to accomplish the following three tasks:

- 1. Write 0x22 to register 0x01 of Device 1 in order to set the output swing of output driver 0 to 400 mV_{P-P-}
- 2. Read the contents of register 0x00 of Device 2.
- 3. Write 0x10 to register 0x00 of Device 3 in order to force the sleep mode.

Figure 12 shows the two 48-bit SPI transactions required to complete these tasks (the bits are shifted in left to right).




Figure 12. SPI Daisy-Chain Read and Write Example

The following occurs at the end of the first transaction:

- 1. Write 0x22 to register 0x01 of Device 1.
- 2. Latch the data from register 0x00 of Device 2.
- 3. Write 0x10 to register 0x00 of Device 3.

In the second transaction, three dummy reads (each consisting of 16 "1"s) are shifted in, and the read data from Device 2 (with value 0x88) appears on MISO in the 25th through 32nd clock cycles.

SPI Daisy-Chain Length Detection

A useful operation for the host may be to detect the length of the daisy-chain. This is a simple matter of shifting in a series of dummy reads with a known data value (such as 0x5A). For an SPI daisy-chain of N LMH0395 devices, the known data value will appear on the host's MISO pin after N+1 writes. Assuming a daisy-chain of three LMH0395 devices, the result of this operation is shown in Figure 13.



Figure 13. SPI Daisy-Chain Length Detection

OUTPUT DRIVER ADJUSTMENTS AND DE-EMPHASIS SETTING

The output driver swing (amplitude), offset voltage (common mode voltage), and de-emphasis level are adjustable via SPI register 01h. The output driver to control with SPI register 01h (either output driver 0 or output driver 1) can be selected via bit 2 of SPI register 00h.

The output swing is adjustable via bits [7:6] of SPI register 01h. The default value for these register bits is "10" for a peak to peak differential output voltage of 700 mV_{P-P}. The output swing can be set for 400 mV_{P-P}, 600 mV_{P-P}, 700 mV_{P-P}, or 800 mV_{P-P}.



The offset voltage is adjustable via bits [5:4] of SPI register 01h. The default value for these register bits is "10" for an output offset of 1.2V. The output common mode voltage may be adjusted in 200 mV increments, from 0.8V to 1.2V. It can be set to "11" for the maximum offset voltage. At this maximum offset voltage setting, the outputs are referenced to the positive supply and the offset voltage is around 1.35V.

The output de-emphasis is turned on or off by bit 3 of SPI register 01h, and the de-emphasis level is set by bits [2:1] of SPI register 01h. The output de-emphasis level may be set for 0 dB (for driving up to 10" FR4), 3 dB (for driving 10-20" FR4), 5 dB (for driving 20-30" FR4), or 7 dB (for driving 30-40" FR4).

LAUNCH AMPLITUDE OPTIMIZATION

The LMH0395 can compensate for attenuation of the input signal prior to the equalizer. This compensation is useful for applications with a passive splitter at the equalizer input or a non-ideal input termination network, and is controlled by SPI register 02h.

Bit 7 of SPI register 02h is used for the launch amplitude setting. At the default setting of "0", the LMH0395 operates normally and expects a launch amplitude of 800 mV_{P-P}. Bit 7 may be set to "1" to optimize the LMH0395 for input signals with 6 dB of attenuation (400 mV_{P-P}).

CABLE LENGTH INDICATOR (CLI)

The cable length indicator (CLI) provides an indication of the length of the cable attached to input. CLI is accessible via bits [7:0] of SPI register 06h. The 8-bit setting ranges in decimal value from 0 to 247 ("0000000" to "11110111" binary), corresponding to 0 to 400m of Belden 1694A cable. For 3G and HD input, CLI is 1.25m per step. For SD input, CLI is 1.25m per step, less 20m, from 0 to 191 decimal, and 3.5m per step from 192 to 247 decimal.

To calculate the Belden 1694A cable length (in meters) from the CLI decimal value for 3G or HD input:

To calculate the Belden 1694A cable length (in meters) from the CLI decimal value for SD input:

For CLI≤191.

Cable Length = $(CLI \times 1.25)$ - 20

For CLI > 191.

Cable Length =
$$((191 \times 1.25) - 20) + ((CLI - 191) \times 3.5)$$
 (2)

Figure 14 shows typical CLI values vs. Belden 1694A cable length. CLI is valid for Belden 1694A cable lengths of 0-200m at 2.97 Gbps, 0-220m at 1.485 Gbps, and 0-400m at 270 Mbps. Note: Given the continuous adaptive nature of the equalizer, this setting changes by some steps constantly.




Figure 14. CLI vs. Belden 1694A Cable Length



APPLICATION INFORMATION

APPLICATION CIRCUIT (SPI MODE)

Figure 15 shows the application circuit for the LMH0395 in SPI mode. (Note: The application circuit shows an external capacitor connected between the AEC+ and AEC- pins as commonly configured in legacy equalizers. This capacitor is optional and not necessary for the LMH0395; the AEC+ and AEC- pins may be left unconnected with no change in performance.)




Figure 15. Application Circuit (SPI Mode)

INTERFACING TO 3.3V SPI

The LMH0395 may be controlled via optional SPI register access. The LMH0395 SPI pins support 2.5V LVCMOS logic levels and are compliant with JEDEC JESD8-5 (see DC Electrical Characteristics). Care must be taken when interfacing the SPI pins to other voltage levels.

The 2.5V LMH0395 SPI pins may be interfaced to a 3.3V compliant SPI host by using a voltage divider or level translator. One implementation is a simple resistive voltage divider as shown in Figure 16.






Figure 16. 3.3V SPI Interfacing

CROSSTALK IMMUNITY

Single-ended SDI signals are susceptible to crosstalk and good design practices should be employed to minimize its effects. Most crosstalk originates through capacitive coupling from adjacent signals routed closely together via traces and connectors. To reduce capacitive coupling, SDI signals should be appropriately spaced apart or insulated from one another. This can be accomplished by physically isolating signal traces in the layout and by providing additional ground pins between signal traces in connectors as necessary. These techniques help to reduce crosstalk but do not eliminate it.

The LMH0395 was designed specifically with crosstalk in mind and incorporates advanced circuit design techniques that help to isolate and minimize the effects of cross-coupling in high-density system designs. Lab evaluations and customer testimonials have shown other adaptive cable equalizers are much more susceptible to crosstalk, resulting in significant cable reach degradation. The LMH0395's enhanced design results in minimal degradation in cable reach in the presence of crosstalk and overall superior immunity against cross-coupling from neighboring channels.

PCB LAYOUT RECOMMENDATIONS

For information on layout and soldering of the WQFN package, pease refer to the following application note: AN-1187 Leadless Leadframe Package (LLP) (Literature Number SNOA401)

The SMPTE 424M, 292M, and 259M standards have stringent requirements for the input return loss of receivers, which essentially specify how closely the input must resemble a 75Ω network. Any non-idealities in the network between the BNC and the equalizer will degrade the input return loss. Care must be taken to minimize impedance discontinuities between the BNC and the equalizer to ensure that the characteristic impedance of this trace is 75Ω . Please consider the following PCB recommendations:

- Use surface mount components, and use the smallest components available. In addition, use the smallest size component pads.
- Select trace widths that minimize the impedance mismatch between the BNC and the equalizer.
- Select a board stack up that supports both 75Ω single-ended traces and 100Ω loosely-coupled differential traces.
- Place return loss components closest to the equalizer input pins.
- Maintain symmetry on the complimentary signals.
- Route 100Ω traces uniformly (keep trace widths and trace spacing uniform along the trace).
- Avoid sharp bends in the signal path; use 45° or radial bends.
- Place bypass capacitors close to each power pin, and use the shortest path to connect equalizer power and ground pins to the respective power or ground planes.
- Remove ground plane under input/output components to minimize parasitic capacitance.



SPI Registers

Table 1. SPI Registers

Address	R/W	Name	Bits	Field	Default	Description	
00h	R/W	General Control	7	Carrier Detect		Read only. 0: No carrier detected. 1: Carrier detected.	
			6	Mute	0	Mute has precedence over Bypass. 0: Normal operation. 1: Outputs muted.	
			5	Bypass	0	Normal operation. Equalizer bypassed.	
			4:3	Sleep Mode	01	Sleep mode control. Sleep has precedence over Mute and Bypass. 00: Disable sleep mode (force equalizer to stay enabled). 01: Sleep mode active when no input signal detected. 10: Force equalizer into sleep mode (powered down) regardless of whether there is an input signal or not. 11: Reserved.	
				2	Driver Select	0	Select output driver for control/status. 0: Register 01h bits [7:1] control output driver 0 (SDO0, SDO0) 1: Register 01h bits [7:1] control output driver 1 (SDO1, SDO1)
			1	Master Reset	0	Reset registers and state machine. (This bit is self-clearing.) 0: Normal operation. 1: Reset registers and state machine.	
			0	Acquisition Reset	0	Reset state machine. (This bit is self-clearing.) 0: Normal operation. 1: Reset state machine.	
01h	R/W	Output Driver	7:6	Output Swing	10	Output driver swing (V _{SSP-P}). 00: V _{SSP-P} = 400 mV _{P-P} . 01: V _{SSP-P} = 600 mV _{P-P} . 10: V _{SSP-P} = 700 mV _{P-P} . 11: V _{SSP-P} = 800 mV _{P-P} .	
			5:4	Offset Voltage	10	Output driver offset voltage (common mode voltage). 00: V _{OS} = 0.8V. 01: V _{OS} = 1.0V. 10: V _{OS} = 1.2V. 11: V _{OS} referenced to positive supply.	
			3	De-Emphasis	0	Output driver de-emphasis control. 0: De-emphasis disabled. 1: De-emphasis enabled.	
			2:1	De-Emphasis Amplitude Level	01	Output driver de-emphasis level. 00: 0 dB (no de-emphasis). 01: 3 dB de-emphasis. 10: 5 dB de-emphasis. 11: 7 dB de-emphasis.	
			0	Reserved	0	Reserved (read only).	



Table 1. SPI Registers (continued)

Address	R/W	Name	Bits	Field	Default	Description
02h	R/W	Launch Amplitude Control	7	Launch Amplitude Control	0	Launch amplitude optimization setting. 0: Normal optimization with no external attenuation (800 mV _{P-P} launch amplitude). 1: Optimized for 6 dB external attenuation (400 mV _{P-P} launch amplitude).
			6:0	Reserved	1101000	Reserved as 1101000. Always write 1101000 to these bits.
03h	R/W	MUTE _{REF}	7	Driver 1 Disable	0	SDO1_DISABLE pin has precedence over this register setting; must set SDO1_DISABLE pin low first to allow control of Driver 1 Disable via this register bit. 0: Output driver 1 (SDO1, SDO1) enabled. 1: Output driver 1 (SDO1, SDO1) disabled.
			6	Driver 0 Disable	0	0: Output driver 0 (SDO0, SDO0) enabled. 1: Output driver 0 (SDO0, SDO0) disabled.
			5	MUTE _{REF} Mode	0	0: Use MUTE _{REF} pin. 1: Use digital MUTE _{REF} .
			4:0	Digital MUTE _{REF} Setting	11111	Digital MUTE _{REF} (10m per step). 00000: Mute when cable (EQ boost) ≥ 10m 01111: Mute when cable (EQ boost) ≥ 160m 11111: Never mute.
04h	R	Device ID	7:6	Reserved	00	Reserved.
			5:4	EQ ID	10	00: LMH0384 device. 01: LMH0394 device. 10: LMH0395 device. 11: Reserved.
			3:0	Die Revision	0011	Die revision.
05h	R	Rate Indicator	7:6	Reserved	00	Reserved.
			5	Rate Indicator		0: SD. 1: 3G/HD.
			4:0	Reserved	11000	Reserved.
06h	R	Cable Length Indicator	7:0	Cable Length Indicator		Cable Length Indicator (CLI), with 10% accuracy. 00000000: Short cable 11110111: Maximum cable. 11111000: Reserved 11111111: Reserved.

SNLS323L -AUGUST 2010-REVISED APRIL 2013



Table 1. SPI Registers (continued)

Address	R/W	Name	Bits	Field	Default	Description
07h	R	Launch Amplitude Indication	7:2	Launch Amplitude Indication		Indication of launch amplitude: 1% or 0.08 dB per step with 5% accuracy. 000000: Nominal -32% 011111: Nominal -1%. 100000: Nominal. 100001: Nominal +1% 111111: Nominal +31%.
			1:0	Reserved		Reserved.





REVISION HISTORY

Changes from Revision K (April 2013) to Revision L					
•	Changed layout of National Data Sheet to TI format	;	20		



PACKAGE OPTION ADDENDUM

15-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
LMH0395SQ/NOPB	ACTIVE	WQFN	RTW	24	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	L0395	Samples
LMH0395SQE/NOPB	ACTIVE	WQFN	RTW	24	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	L0395	Samples
LMH0395SQX/NOPB	ACTIVE	WQFN	RTW	24	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	L0395	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Apr-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH0395SQ/NOPB	WQFN	RTW	24	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LMH0395SQE/NOPB	WQFN	RTW	24	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LMH0395SQX/NOPB	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

www.ti.com 24-Apr-2013



*All dimensions are nominal

7 till dillitorionorio di o mominidi								
Device Package T		Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
LMH0395SQ/NOPB	WQFN	RTW	24	1000	210.0	185.0	35.0	
LMH0395SQE/NOPB	WQFN	RTW	24	250	210.0	185.0	35.0	
LMH0395SQX/NOPB	WQFN	RTW	24	4500	367.0	367.0	35.0	



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>