

LF147QML Wide Bandwidth Quad JFET Input Operational Amplifier

 Check for Samples: [LF147QML](#)

FEATURES


- Internally Trimmed Offset Voltage: 5 mV Max
- Low Input Bias Current: 50 pA Typ.
- Low Input Noise Current: 0.01 pA/√Hz Typ.
- Wide Gain Bandwidth: 4 MHz Typ.
- High Slew Rate: 13 V/μs Typ.
- Low Supply Current: 7.2 mA Typ.
- High Input Impedance: $10^{12}\Omega$ Typ.
- Low Total Harmonic Distortion:
 - $A_V = 10$, $R_L = 10K\Omega$, $V_O = 20V_{P-P}$
 - $BW = 20\text{Hz} - 20\text{KHz} \leq 0.02\%$ Typ.
- Low 1/f Noise Corner: 50 Hz Typ.
- Fast Settling Time to 0.01%: 2 μs Typ.

DESCRIPTION

The LF147 is a low cost, high speed quad JFET input operational amplifier with an internally trimmed input offset voltage (BI-FET II™ technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF147 is pin compatible with the standard LM148. This feature allows designers to immediately upgrade the overall performance of existing LF148 and LM124 designs.

The LF147 may be used in applications such as high speed integrators, fast D/A converters, sample-and-hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The device has low noise and offset voltage drift.

CONNECTION DIAGRAM



See Package Number J0014A



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

BI-FET II is a trademark of dcl_owner.


All other trademarks are the property of their respective owners.




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Simplified Schematic

Figure 1. 1/4 Quad



Detailed Schematic



Absolute Maximum Ratings ⁽¹⁾

Supply Voltage	±22V
Differential Input Voltage	±38V
Input Voltage Range ⁽²⁾	±19V
Output Short Circuit Duration ⁽³⁾	Continuous
Power Dissipation ^{(4) (5)}	900 mW
T _J max	150°C
θ _{JA} CERDIP	70°C/W
Operating Temperature Range	-55°C ≤ T _A ≤ 125°C
Storage Temperature Range	-65°C ≤ T _A ≤ 150°C
Lead Temperature (Soldering, 10 sec.)	260°C
ESD ⁽⁶⁾	900V

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For specifications and test conditions, see the Electrical Characteristics. The specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
- (3) Any of the amplifier outputs can be shorted to ground indefinitely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.
- (4) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (Package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is P_{Dmax} = (T_{Jmax} - T_A) / θ_{JA} or the number given in the Absolute Maximum Ratings, whichever is lower.
- (5) Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside specified limits.
- (6) Human body model, 1.5 kΩ in series with 100 pF.

Quality Conformance Inspection

Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp (°C)
1	Static tests at	25
2	Static tests at	125
3	Static tests at	-55
4	Dynamic tests at	25
5	Dynamic tests at	125
6	Dynamic tests at	-55
7	Functional tests at	25
8A	Functional tests at	125
8B	Functional tests at	-55
9	Switching tests at	25
10	Switching tests at	125
11	Switching tests at	-55

LF147 883 Electrical Characteristics DC Parameters

The following conditions apply, unless otherwise specified: $V_S = \pm 20V$, $V_{CM} = 0V$, $R_S = 50\Omega$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-groups
V _{IO}	Input Offset Voltage	R _S = 10KΩ			5	mV	1
					8	mV	2, 3
I _{IO}	Input Offset Current	R _L = 10KΩ			0.1	nA	1
					25	nA	2, 3
±I _B	Input Bias Current	R _L = 10KΩ		-0.2	0.2	nA	1
				-50	50	nA	2, 3
V _{CM}	Input Common Mode Voltage Range		(1)	-16	16	V	1, 2, 3
CMRR	Common Mode Rejection Ratio	R _S ≤ 10KΩ, V _{CM} = ±16V		80		dB	1, 2, 3
PSRR	Power Supply Rejection Ratio	V _S = ±20V to V _S = ±5V		80		dB	1, 2, 3
I _S	Supply Current				11	mA	1, 2, 3
I _{OS}	Output Short Circuit	V _S = ±15V, V _I = +1V, Output short to GND		-57	-13	mA	1, 3
				-40	-6	mA	2
		V _S = ±15V, V _I = -1V, Output short to GND		13	57	mA	1, 3
				6	40	mA	2
A _{VS}	Large Signal Voltage Gain	V _S = ±15V, V _O = 0 to +10V, R _L = 2KΩ, R _S = 10KΩ	(2)	50		V/mV	4
			(2)	25		V/mV	5, 6
		V _S = ±15V, V _O = 0 to -10V, R _L = 2 KΩ, R _S =10KΩ	(2)	50		V/mV	4
			(2)	25		V/mV	5, 6
V _O	Output Voltage Swing	V _S = ±15V, R _L = 10KΩ, V _I = +1V		12		V	4, 5, 6
					-12	V	4, 5, 6
		V _S = ±15V, R _L = 2KΩ, V _I = +1V		10		V	4, 5, 6
					-10	V	4, 5, 6

(1) Specified by CMRR test

(2) V/mV in units column is equivalent to K in datalog

LF147 883 Electrical Characteristics AC Parameters

The following conditions apply, unless otherwise specified: $V_S = \pm 20V$, $V_{CM} = 0V$, $R_S = 50\Omega$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-groups
SR	Slew Rate	V _I = -5V to +5V, A _V =1, R _L = 2KΩ, CL = 100pF		8		V/μs	7
				5		V/μs	8A, 8B
		V _I = +5V to -5V, A _V = 1, R _L = 2KΩ, CL = 100pF		8		V/μS	7
				5		V/μS	8A, 8B

LF147 SMD Electrical Characteristics DC Parameters

The following conditions apply, unless otherwise specified: $V_S = \pm 15V$, $V_{CM} = 0V$, $R_S = 0\Omega$, $R_L = \text{Open}$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-groups
V_{IO}	Input Offset Voltage	$V_{CC} = \pm 15V$		-9	9	mV	1
				-15	15	mV	2, 3
		$V_{CC} = \pm 9V$		-9	9	mV	1
I_{IO}	Input Offset Current			-0.1	0.1	nA	1
				-20	20	nA	2
$\pm I_{IB}$	Input Bias Current			-0.2	0.2	nA	1
				-50	50	nA	2
A_{VS}	Large Signal Voltage Gain	$V_S = \pm 15V$, $V_O = 0$ to $+10V$, $R_L = 2K\Omega$		35		V/mV	4
				15		V/mV	5, 6
		$V_S = \pm 15V$, $V_O = 0$ to $-10V$, $R_L = 2K\Omega$		35		V/mV	4
				15		V/mV	5, 6
$+V_O$	Output Voltage Swing	$V_S = \pm 15V$, $R_L = 10K\Omega$		12		V	4, 5, 6
				$V_S = \pm 15V$, $R_L = 2K\Omega$	10		V
$-V_O$	Output Voltage Swing	$V_S = \pm 15V$, $R_L = 10K\Omega$			-12	V	4, 5, 6
				$V_S = \pm 15V$, $R_L = 2K\Omega$		-10	V
V_{CM}	Input Common Mode Voltage Range		(1)	± 11		V	1, 2, 3
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 11V$		80		dB	1
+PSRR	Power Supply Rejection Ratio	$+V_S = 15$ to $9V$, $-V_S = -15V$		80		dB	1
-PSRR	Power Supply Rejection Ratio	$+V_S = 15V$, $-V_S = -15$ to $-9V$		80		dB	1
$+I_S$	Supply Current				14	mA	1
$-I_S$	Supply Current			-14		mA	1
$+I_{OS}$	Output Short Circuit Current	$V_S = \pm 15V$		-57	-13	mA	1, 3
				-40	-6	mA	2
$-I_{OS}$	Output Short Circuit Current	$V_S = \pm 15V$		13	57	mA	1, 3
				6	40	mA	2

(1) Specified by CMRR test

LF147 SMD Electrical Characteristics AC Parameters

The following conditions apply, unless otherwise specified: $V_S = \pm 15V$, $V_{CM} = 0V$, $R_S = 0\Omega$, $R_L = \text{Open}$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-groups
SR	Slew Rate	$V_I = -5V$ to $+5V$, $A_V=1$ $R_L = 2K\Omega$, $C_L = 100pF$		8		V/ μ s	7
				5		V/ μ s	8A, 8B
		$V_I = +5V$ to $-5V$, $A_V=1$ $R_L = 2K\Omega$, $C_L = 100pF$		8		V/ μ S	7
				5		V/ μ S	8A, 8B

Typical Performance Characteristics




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.

Typical Performance Characteristics (continued)




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.













Figure 13.

Typical Performance Characteristics (continued)




Typical Performance Characteristics (continued)




Pulse Response

$R_L = 2\text{ k}\Omega$, $C_L = 10\text{ pF}$


Small Signal Inverting




Small Signal Non-Inverting




Large Signal Inverting



Large Signal Non-Inverting



Current Limit ($R_L = 100\Omega$)



APPLICATION INFORMATION

The LF147 is an op amp with an internally trimmed input offset voltage and JFET input devices (BI-FET II). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

Each amplifier is individually biased by a zener reference which allows normal circuit operation on $\pm 4.5\text{V}$ power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF147 will drive a 2 k Ω load resistance to $\pm 10\text{V}$ over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.


Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize “pick-up” and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

Typical Applications

Figure 23. Digitally Selectable Precision Attenuator




All resistors 1% tolerance

- Accuracy of better than 0.4% with standard 1% value resistors
No offset adjustment necessary
- Expandable to any number of stages
- Very high input impedance

A1	A2	A3	VO
			Attenuation
0	0	0	0
0	0	1	-1 dB
0	1	0	-2 dB
0	1	1	-3 dB
1	0	0	-4 dB
1	0	1	-5 dB
1	1	0	-6 dB
1	1	1	-7 dB


Figure 24. Long Time Integrator with Reset, Hold and Starting Threshold Adjustment



- V_{OUT} starts from zero and is equal to the integral of the input voltage with respect to the threshold voltage:

$$V_{OUT} = \frac{1}{RC} \int_0^t (V_{IN} - V_{TH}) dt$$
- Output starts when $V_{IN} \geq V_{TH}$
- Switch S1 permits stopping and holding any output value
- Switch S2 resets system to zero

Figure 25. Universal State Variable Filter



For circuit shown: $f_0 = 3 \text{ kHz}$, $f_{NOTCH} = 9.5 \text{ kHz}$
 $Q = 3.4$
 Passband gain: Highpass—0.1
 Bandpass—1
 Lowpass—1
 Notch—10

- $f_0 \times Q \leq 200 \text{ kHz}$
- 10V peak sinusoidal output swing without slew limiting to 200 kHz
- See LM148 data sheet for design equations

Date Released	Revision	Section	Originator	Changes
04/18/05	A	New Release into corporate format	L. Lytle	2 MDS datasheets converted into one Corp. datasheet format. MNLF147–X Rev. 0A2 and MDLF147–X Rev. 0A1, data sheets will be Archived
03/20/13	A	All		Changed layout of National Data Sheet to TI format

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
LF147J/883	ACTIVE	CDIP	J	14	25	TBD	Call TI	Call TI	-55 to 125	LF147J/883 Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package is hermetically sealed with a ceramic lid using glass frit.
 - Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 - Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com