

# LMH6601/LMH6601Q 250 MHz, 2.4V CMOS Operational Amplifier with Shutdown

Check for Samples: LMH6601, LMH6601-Q1

#### **FEATURES**

- $V_S = 3.3V$ ,  $T_A = 25^{\circ}C$ ,  $A_V = 2 \text{ V/V}$ ,  $R_L = 150\Omega$  to  $V^-$ , unless Specified.
- 125 MHz -3 dB Small Signal Bandwidth
- 75 MHz -3 dB Large Signal Bandwidth
- 30 MHz Large Signal 0.1 dB Gain Flatness
- 260 V/µs Slew Rate
- 0.25%/0.25° Differential Gain/Differential Phase
- Rail-to-Rail Output
- 2.4V 5.5V Single Supply Operating Range
- 6-Pin SC70 Package
- LMH6601Q is AEC-Q100 Grade 3 Qualified and is Manufactured on an Automotive Grade Flow

#### **APPLICATIONS**

- Video Amplifier
- Charge Amplifier
- Set-Top Box
- Sample & Hold
- Transimpedance Amplifier
- Line Driver
- High Impedance Buffer
- Automotive

#### DESCRIPTION

The LMH6601 is a low voltage (2.4V - 5.5V), high speed voltage feedback operational amplifier suitable for use in a variety of consumer and industrial applications. With a bandwidth of 125 MHz at a gain of +2 and ensured high output current of 100 mA, the LMH6601 is an ideal choice for video line driver applications including HDTV. Low input bias current (50 pA maximum), rail-to-rail output, and low current noise allow the LMH6601 to be used in various industrial applications such as transimpedance amplifiers, active filters, or high-impedance buffers. The LMH6601 is an attractive solution for systems which require high performance at low supply voltages. The LMH6601 is available in a 6-pin SC70 package, and includes a micropower shutdown feature.




Figure 1. Response at a Gain of +2 for Various Supply Voltages

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **ABSOLUTE MAXIMUM RATINGS (1)**

	<del></del>	
ESD Tolerance (2)	Human Body Model	2 kV
	Machine Model	200V
V <sub>IN</sub> Differential		±2.5V
Input Current <sup>(3)</sup>		±10 mA
Output Current		200 mA <sup>(4)</sup>
Supply Voltage (V <sup>+</sup> – V <sup>-</sup> )		6.0V
Voltage at Input/Output Pins		V++0.5V, V0.5V
Storage Temperature Range		−65°C to +150°C
Junction Temperature		+150°C
Soldering Information	Infrared or Convection (20 sec.)	235°C
	Wave Soldering (10 sec.)	260°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For specifications and the test conditions, see the Electrical Characteristics.
- (2) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC). Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).
- (3) Negative input current implies current flowing out of the device.
- (4) The maximum continuous output current (I<sub>OUT</sub>) is determined by device power dissipation limitations.

### **OPERATING RATINGS (1)**

Supply Voltage (V <sup>+</sup> – V <sup>-</sup> )		2.4V to 5.5V
Operating Temperature Range		-40°C to +85°C
Package Thermal Resistance (θ <sub>JA</sub> )	6-pin SC70	414°C/W

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For specifications and the test conditions, see the Electrical Characteristics.



#### **5V ELECTRICAL CHARACTERISTICS**

Single Supply with  $V_S = 5V$ ,  $A_V = +2$ ,  $R_F = 604\Omega$ ,  $\overline{SD}$  tied to  $V^+$ ,  $V_{OUT} = V_S/2$ ,  $R_L = 150\Omega$  to  $V^-$  unless otherwise specified. **Boldface** limits apply at temperature extremes. (1)

Symbol	Parameter	Condition	Min <sup>(2)</sup>	Typ <sup>(2)</sup>	Max <sup>(2)</sup>	Units
Frequency Do	omain Response					
SSBW	-3 dB Bandwidth Small Signal	$V_{OUT} = 0.25 V_{PP}$		130		N 41 1-
SSBW_1		$V_{OUT} = 0.25 V_{PP}, A_V = +1$		250		MHz
Peak	Peaking	$V_{OUT} = 0.25 V_{PP}, A_V = +1$		2.5		dB
Peak_1	Peaking	$V_{OUT} = 0.25 V_{PP}$		0		dB
LSBW	-3 dB Bandwidth Large Signal	V <sub>OUT</sub> = 2 V <sub>PP</sub>		81		MHz
Peak_2	Peaking	V <sub>OUT</sub> = 2 V <sub>PP</sub>		0		dB
0.1 dB BW	0.1 dB Bandwidth	V <sub>OUT</sub> = 2 V <sub>PP</sub>		30		MHz
GBWP_1k	Gain Bandwidth Product	Unity Gain, $R_L = 1 \text{ k}\Omega$ to $V_S/2$		155		N 41 1-
GBWP_150		Unity Gain, $R_L = 150\Omega$ to $V_S/2$		125		MHz
A <sub>VOL</sub>	Large Signal Open Loop Gain	0.5V < V <sub>OUT</sub> < 4.5V	56	66		dB
PBW	Full Power BW	$-1$ dB, $A_V = +4$ , $V_{OUT} = 4.2 V_{PP}$ , $R_L = 150\Omega$ to $V_S/2$		30		MHz
DG	Differential Gain	4.43 MHz, 1.7V $\leq$ V <sub>OUT</sub> $\leq$ 3.3V, R <sub>L</sub> = 150Ω to V <sup>-</sup>		0.06		%
DP	Differential Phase	4.43 MHz, 1.7V $\leq$ V <sub>OUT</sub> $\leq$ 3.3V R <sub>L</sub> = 150Ω to V <sup>-</sup>		0.10		deg
Time Domain	Response					
TRS/TRL	Rise & Fall Time	0.25V Step		2.6		ns
OS	Overshoot	0.25V Step		10		%
SR	Slew Rate	2V Step		275		V/µs
T <sub>S</sub>	Settling Time	1V Step, ±0.1%		50		
T <sub>S_1</sub>		1V Step, ±0.02%		220		ns
PD	Propagation Delay	Input to Output, 250 mV Step, 50%		2.4		ns
C <sub>L</sub>	Cap Load Tolerance	$A_V = -1$ , 10% Overshoot, 75 $\Omega$ in Series		50		pF
Distortion & I	Noise Performance					
HD2	Harmonic Distortion (2 <sup>nd</sup> )	2 V <sub>PP</sub> , 10 MHz		-56		4D -
HD2_1		4 $V_{PP}$ , 10 MHz, $R_L = 1 \text{ k}\Omega$ to $V_S/2$		-61		dBc
HD3	Harmonic Distortion (3 <sup>rd</sup> )	2 V <sub>PP</sub> , 10 MHz		-73		JD.
HD3_1		4 $V_{PP}$ , 10 MHz, $R_L = 1 \text{ k}\Omega$ to $V_S/2$		-64		dBc
THD	Total Harmonic Distortion	4 $V_{PP}$ , 10 MHz, $R_L = 1 \text{ k}\Omega$ to $V_S/2$		-58		
V <sub>N1</sub>	Input Voltage Noise	>10 MHz		7		->///
V <sub>N2</sub>		1 MHz		10		nV/√Hz
I <sub>N</sub>	Input Current Noise	>1 MHz		50		fA/√Hz
Static, DC Pe	rformance		•	•	•	•
V <sub>IO</sub>	Input Offset Voltage			±1	±2.4 <b>±5.0</b>	mV
DV <sub>IO</sub>	Input Offset Voltage Average Drift	(3)		-5		μV/°C
I <sub>B</sub>	Input Bias Current	(4)		5	50	pA
I <sub>OS</sub>	Input Offset Current	(4)		2	25	pА

<sup>(1)</sup> Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ .

Product Folder Links: LMH6601 LMH6601-Q1

<sup>(2)</sup> Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.

This parameter is ensured by design and/or characterization and is not tested in production.



### 5V ELECTRICAL CHARACTERISTICS (continued)

Single Supply with  $V_S$ = 5V,  $A_V$  = +2,  $R_F$  = 604 $\Omega$ ,  $\overline{SD}$  tied to V<sup>+</sup>,  $V_{OUT}$  =  $V_S/2$ ,  $R_L$  = 150 $\Omega$  to V<sup>-</sup> unless otherwise specified. **Boldface** limits apply at temperature extremes. (1)

Symbol	Parameter	Condition		Min <sup>(2)</sup>	Typ <sup>(2)</sup>	Max <sup>(2)</sup>	Units
R <sub>IN</sub>	Input Resistance	0V ≤ V <sub>IN</sub> ≤ 3.5V			10		ΤΩ
C <sub>IN</sub>	Input Capacitance				1.3		pF
+PSRR	Positive Power Supply Rejection Ratio	DC		55 <b>51</b>	59		dB
-PSRR	Negative Power Supply Rejection Ratio	DC		53 <b>50</b>	61		dB
CMRR	Common Mode Rejection Ratio	DC		56 <b>53</b>	68		dB
CMVR	Input Voltage Range	CMRR > 50 dB		V <sup>-</sup> -0.20	_	V <sup>+</sup> - 1.5	V
I <sub>CC</sub>	Supply Current	Normal Operation V <sub>OUT</sub> = V <sub>S</sub> /2			9.6	11.5 <b>13.5</b>	mA
		Shutdown SD tied to ≤ 0.5V <sup>(5)</sup>			100		nA
VOH1	Output High Voltage (Relative to V <sup>+</sup> )	$R_L = 150\Omega$ to $V^-$		-210 <b>-480</b>	-190		
VOH2		$R_L = 75\Omega$ to $V_S/2$			-190		mV
VOH3		$R_L = 10 \text{ k}\Omega \text{ to V}^-$		-60 <b>-110</b>	-12		
VOL1	Output Low Voltage (Relative to V <sup>-</sup> )	$R_L = 150\Omega$ to $V^-$			+5	+45 <b>+125</b>	
VOL2		$R_L = 75\Omega$ to $V_S/2$			+120		mV
VOL3		$R_L = 10 \text{ k}\Omega \text{ to V}^-$			+5	+45 <b>+125</b>	
Io	Output Current	V <sub>OUT</sub> < 0.6V from Respective	Source		150		
		Supply	Sink		180		mA
I <sub>O</sub> _1		$V_{OUT} = V_{S}/2,$ $V_{ID} = \pm 18 \text{ mV}^{(6)}$		±100			
Load	Output Load Rating	THD < $-30$ dBc, f = 200 kHz, R <sub>L</sub> tied to V <sub>S</sub> /2, V <sub>OUT</sub> = 4 V <sub>PP</sub>			20		Ω
R <sub>O</sub> _Enabled	Output Resistance	Enabled, A <sub>V</sub> = +1			0.2		Ω
R <sub>O</sub> _Disabled	Output Resistance	Shutdown			>100		МΩ
C <sub>O</sub> _Disabled	Output Capacitance	Shutdown			5.0		pF
Miscellaneou	s Performance						
VDMAX	Voltage Limit for Disable (Pin 5)	(5)		0		0.5	V
VDMIN	Voltage Limit for Enable (Pin 5)	(5)		4.5		5.0	V
l <sub>i</sub>	Logic Input Current (Pin 5)	<del>SD</del> = 5V <sup>(5)</sup>			10		pА
V_glitch	Turn-on Glitch				2.2		V
T <sub>on</sub>	Turn-on Time				1.4		μs
T <sub>off</sub>	Turn-off Time				520		ns
Isolation <sub>OFF</sub>	Off Isolation	1 MHz, $R_L = 1 k\Omega$			60		dB
T_OL	Overload Recovery				<20		ns

 $<sup>\</sup>overline{SD}$  logic is CMOS compatible. To ensure proper logic level and to minimize power supply current,  $\overline{SD}$  should typically be less than 10% of total supply voltage away from either supply rail. "V<sub>ID</sub>" is input differential voltage (input overdrive).



#### 3.3V ELECTRICAL CHARACTERISTICS

Single Supply with  $V_S$ = 3.3V,  $A_V$  = +2,  $R_F$  = 604 $\Omega$ ,  $\overline{SD}$  tied to  $V^+$ ,  $V_{OUT}$  =  $V_S/2$ ,  $R_L$  = 150 $\Omega$  to  $V^-$  unless otherwise specified. **Boldface** limits apply at temperature extremes. (1)

Symbol	Parameter	Condition	Min <sup>(2)</sup>	Typ <sup>(2)</sup>	Max <sup>(2)</sup>	Units
Frequency Do	omain Response					
SSBW	-3 dB Bandwidth Small Signal	$V_{OUT} = 0.25 V_{PP}$		125		MHz
SSBW_1		$V_{OUT} = 0.25 V_{PP}, A_V = +1$		250		IVII IZ
Peak	Peaking	$V_{OUT} = 0.25 V_{PP}, A_V = +1$		3		dB
Peak_1	Peaking	$V_{OUT} = 0.25 V_{PP}$		0.05		dB
LSBW	-3 dB Bandwidth Large Signal	V <sub>OUT</sub> = 2 V <sub>PP</sub>		75		MHz
Peak_2	Peaking	V <sub>OUT</sub> = 2 V <sub>PP</sub>		0		dB
0.1 dB BW	0.1 dB Bandwidth	V <sub>OUT</sub> = 2 V <sub>PP</sub>		30		MHz
GBWP_1k	Gain Bandwidth Product	Unity Gain, $R_L = 1 \text{ k}\Omega$ to $V_S/2$		115		NALI-
GBWP_150		Unity Gain, $R_L = 150\Omega$ to $V_S/2$		105		MHz
A <sub>VOL</sub>	Large Signal Open Loop Gain	0.3V < V <sub>OUT</sub> < 3V	56	67		dB
PBW	Full Power BW	$-1$ dB, $A_V = +4$ , $V_{OUT} = 2.8 V_{PP}$ , $R_L = 150 \Omega$ to $V_S/2$		30		MHz
DG	Differential Gain	4.43 MHz, $0.85V \le V_{OUT} \le 2.45V$ , $R_L = 150Ω$ to $V^-$		0.06		%
DP	Differential Phase	4.43 MHz, 0.85V $\leq$ V <sub>OUT</sub> $\leq$ 2.45V R <sub>L</sub> = 150Ω to V <sup>-</sup>		0.23		deg
Time Domain	Response			•		-
TRS/TRL	Rise & Fall Time	0.25V Step		2.7		ns
OS	Overshoot	0.25V Step		10		%
SR	Slew Rate	2V Step		260		V/µs
T <sub>S</sub>	Settling Time	1V Step, ±0.1%		70		
T <sub>S_1</sub>		1V Step, ±0.02%		300		ns
PD	Propagation Delay	Input to Output, 250 mV Step, 50%		2.6		ns
C <sub>L</sub>	Cap Load Tolerance	$A_V = -1$ , 10% Overshoot, 82Ω in Series		50		pF
Distortion &	Noise Performance		•			
HD2	Harmonic Distortion (2 <sup>nd</sup> )	2 V <sub>PP</sub> , 10 MHz		-61		
HD2_1		2 V <sub>PP</sub> , 10 MHz R <sub>L</sub> = 1 kΩ to V <sub>S</sub> /2		-79		dBc
HD3	Harmonic Distortion (3 <sup>rd</sup> )	2 V <sub>PP</sub> , 10 MHz		-53		
HD3_2		2 V <sub>PP</sub> , 10 MHz R <sub>L</sub> = 1 kΩ to V <sub>S</sub> /2		-69		dBc
THD	Total Harmonic Distortion	2 V <sub>PP</sub> , 10 MHz R <sub>L</sub> = 1 k $\Omega$ to V <sub>S</sub> /2	-66			dBc
V <sub>N1</sub>	Input Voltage Noise	>10 MHz		7		nV/√ <del>Hz</del>
$V_{N2}$		1 MHz		10		
I <sub>N</sub>	Input Current Noise	>1 MHz		50		fA/√Hz
Static, DC Pe	rformance		<del>,</del>		,	
$V_{IO}$	Input Offset Voltage			±1	±2.6 <b>±5.5</b>	mV
DV <sub>IO</sub>	Input Offset Voltage Average Drift	See (3)		-4.5		μV/°C

<sup>(1)</sup> Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ .

Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

<sup>(3)</sup> Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.



### 3.3V ELECTRICAL CHARACTERISTICS (continued)

Single Supply with  $V_S$ = 3.3V,  $A_V$  = +2,  $R_F$  = 604 $\Omega$ ,  $\overline{SD}$  tied to  $V^+$ ,  $V_{OUT}$  =  $V_S/2$ ,  $R_L$  = 150 $\Omega$  to  $V^-$  unless otherwise specified. **Boldface** limits apply at temperature extremes. (1)

Symbol	Parameter	Condition		Min <sup>(2)</sup>	Typ <sup>(2)</sup>	Max <sup>(2)</sup>	Units
I <sub>B</sub>	Input Bias Current	See (4)	See (4)		5	50	pА
I <sub>OS</sub>	Input Offset Current	See (4)	See (4)		2	25	pA
R <sub>IN</sub>	Input Resistance	0V ≤ V <sub>IN</sub> ≤ 1.8V			15		TΩ
C <sub>IN</sub>	Input Capacitance				1.4		pF
+PSRR	Positive Power Supply Rejection Ratio	DC		61 <b>51</b>	80		dB
-PSRR	Negative Power Supply Rejection Ratio	DC		57 <b>52</b>	72		dB
CMRR	Common Mode Rejection Ratio	DC		58 <b>55</b>	73		dB
CMVR	Input Voltage Range	CMRR > 50 dB		V <sup>-</sup> -0.20	-	V+ -1.5	V
I <sub>CC</sub>	Supply Current	Normal Operation V <sub>OUT</sub> = V <sub>S</sub> /2			9.2	11 <b>13</b>	mA
		Shutdown $\overline{SD}$ tied to $\leq 0.33V^{(5)}$			100		nA
VOH1	Output High Voltage (Relative to V <sup>+</sup> )	$R_L = 150\Omega$ to $V^-$		−210 <b>−360</b>	-190		
VOH2		$R_L = 75\Omega$ to $V_S/2$			-190		mV
VOH3		$R_L = 10 \text{ k}\Omega \text{ to V}^-$	$R_L = 10 \text{ k}\Omega \text{ to V}^-$		-10		
VOL1	Output Low Voltage (Relative to V <sup>-</sup> )	$R_L = 150\Omega$ to $V^-$			+4	+45 <b>+125</b>	
VOL2		$R_L = 75\Omega$ to $V_S/2$			+105		mV
VOL3		$R_L = 10 \text{ k}\Omega \text{ to V}^-$			+4	+45 <b>+125</b>	
Io	Output Current	V <sub>OUT</sub> < 0.6V from Respective	Source		50		
		Supply	Sink		75		mA
I <sub>O</sub> _1		$V_{OUT} = V_{S}/2, V_{ID} = \pm 18 \text{ mV}^{(6)}$		±75			
Load	Output Load Rating	THD < $-30$ dBc, f = 200 kHz, R <sub>L</sub> tied to V <sub>S</sub> /2, V <sub>OUT</sub> = 2.6 V <sub>P</sub>	P		25		Ω
R <sub>O</sub> _Enabled	Output Resistance	Enabled, $A_V = +1$			0.2		Ω
R <sub>O</sub> _Disabled	Output Resistance	Shutdown			>100		МΩ
C <sub>O</sub> _Disabled	Output Capacitance	Shutdown			5.6		pF
Miscellaneou	s Performance						
VDMAX	Voltage Limit for Disable (Pin 5)	See (5)		0		0.33	V
VDMIN	Voltage Limit for Enable (Pin 5)	See (5)		2.97		3.3	V
l <sub>i</sub>	Logic Input Current (Pin 5)	<del>SD</del> = 3.3V <sup>(5)</sup>			8		pA
V_glitch	Turn-on Glitch				1.6		V
T <sub>on</sub>	Turn-on Time				3.5		μs
T <sub>off</sub>	Turn-off Time				500		ns
Isolation <sub>OFF</sub>	Off Isolation	1 MHz, $R_L = 1 k\Omega$			60		dB

<sup>(4)</sup> This parameter is ensured by design and/or characterization and is not tested in production.

<sup>(5)</sup> SD logic is CMOS compatible. To ensure proper logic level and to minimize power supply current, SD should typically be less than 10% of total supply voltage away from either supply rail.

<sup>(6) &</sup>quot;V<sub>ID</sub>" is input differential voltage (input overdrive).



#### 2.7V ELECTRICAL CHARACTERISTICS

Single Supply with  $V_S = 2.7V$ ,  $A_V = +2$ ,  $R_F = 604\Omega$ ,  $\overline{SD}$  tied to  $V^+$ ,  $V_{OUT} = V_S/2$ ,  $R_L = 150\Omega$  to  $V^-$  unless otherwise specified. **Boldface** limits apply at temperature extremes. (1)

Symbol	Parameter	Condition	Min <sup>(2)</sup>	Typ <sup>(2)</sup>	Max (2)	Units
Frequency D	omain Response					
SSBW	-3 dB Bandwidth Small Signal	$V_{OUT} = 0.25 V_{PP}$		120		NAL I-
SSBW_1		$V_{OUT} = 0.25 V_{PP}, A_V = +1$		250		MHz
Peak	Peaking	$V_{OUT} = 0.25 V_{PP}, A_V = +1$		3.1		dB
Peak_1	Peaking	$V_{OUT} = 0.25 V_{PP}$		0.1		dB
LSBW	-3 dB Bandwidth Large Signal	V <sub>OUT</sub> = 2 V <sub>PP</sub>		73		MHz
Peak_2	Peaking	V <sub>OUT</sub> = 2 V <sub>PP</sub>		0		dB
0.1 dB BW	0.1 dB Bandwidth	$V_{OUT} = 2V_{PP}$		30		MHz
GBWP_1k	Gain Bandwidth Product	Unity Gain, $R_L = 1 \text{ k}\Omega$ to $V_S/2$		110		NAL I-
GBWP_150		Unity Gain, $R_L = 150\Omega$ to $V_S/2$		81		MHz
A <sub>VOL</sub>	Large Signal Open Loop Gain	0.25V < V <sub>OUT</sub> < 2.5V	56	65		dB
PBW	Full Power BW	$-1$ dB, $A_V$ = +4, $V_{OUT}$ = 2 $V_{PP}$ , $R_L$ = 150 $\Omega$ to $V_S$ /2		13		MHz
DG	Differential Gain	4.43 MHz, $0.45V \le V_{OUT} \le 2.05V$ R <sub>L</sub> = 150Ω to V <sup>-</sup>		0.12		%
DP	Differential Phase	4.43 MHz, $0.45V \le V_{OUT} \le 2.05V$ R <sub>L</sub> = 150Ω to V <sup>-</sup>		0.62		deg
Time Domain	Response		·			·
TRS/TRL	Rise & Fall Time	0.25V Step		2.7		ns
OS	Overshoot	0.25V Step		10		%
SR	Slew Rate	2V Step		260		V/µs
T <sub>S</sub>	Settling Time	1V Step, ±0.1%		147		
T <sub>S_1</sub>		1V Step, ±0.02%		410		ns
PD	Propagation Delay	Input to Output, 250 mV Step, 50%		3.4		ns
Distortion &	Noise Performance					
HD2	Harmonic Distortion (2 <sup>nd</sup> )	1 V <sub>PP</sub> , 10 MHz		-58		dBc
HD3	Harmonic Distortion (3 <sup>rd</sup> )	1 V <sub>PP</sub> , 10 MHz		-60		dBc
V <sub>N1</sub>	Input Voltage Noise	>10 MHz		8.4		->/// <del>  </del>
V <sub>N2</sub>		1 MHz		12		nV/√Hz
I <sub>N</sub>	Input Current Noise	>1 MHz		50		fA/√Hz
Static, DC Pe	rformance					
V <sub>IO</sub>	Input Offset Voltage			±1	±3.5 ± <b>6.5</b>	mV
DV <sub>IO</sub>	Input Offset Voltage Average Drift	See (3)		-6.5		μV/°C
I <sub>B</sub>	Input Bias Current	See (4)		5	50	pA
I <sub>OS</sub>	Input Offset Current	See (4)		2	25	pA
R <sub>IN</sub>	Input Resistance	0V ≤ V <sub>IN</sub> ≤ 1.2V		20		ΤΩ
C <sub>IN</sub>	Input Capacitance			1.6		pF
+PSRR	Positive Power Supply Rejection Ratio	DC	58 <b>53</b>	68		dB

<sup>(1)</sup> Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>.

<sup>(2)</sup> Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

<sup>(3)</sup> Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.

<sup>(4)</sup> This parameter is ensured by design and/or characterization and is not tested in production.



### 2.7V ELECTRICAL CHARACTERISTICS (continued)

Single Supply with  $V_S = 2.7V$ ,  $A_V = +2$ ,  $R_F = 604\Omega$ ,  $\overline{SD}$  tied to  $V^+$ ,  $V_{OUT} = V_S/2$ ,  $R_L = 150\Omega$  to  $V^-$  unless otherwise specified. Boldface limits apply at temperature extremes. (1)

Symbol	Parameter	Condition		Min <sup>(2)</sup>	Typ <sup>(2)</sup>	Max (2)	Units
-PSRR	Negative Power Supply Rejection Ratio	DC	DC				dB
CMRR	Common Mode Rejection Ratio	DC	DC				dB
CMVR	Input Voltage Range	CMRR > 50 dB		V <sup>-</sup> -0.20	_	V+ -1.5	V
I <sub>CC</sub>	Supply Current	Normal Operation V <sub>OUT</sub> = V <sub>S</sub> /2			9.0	10.6 <b>12.5</b>	mA
		Shutdown SD tied to ≤ 0.27V <sup>(5)</sup>			100		nA
VOH1	Output High Voltage (Relative to V <sup>+</sup> )	$R_L = 150\Omega$ to $V^-$		-260 <b>-420</b>	-200		
VOH2		$R_L = 75\Omega$ to $V_S/2$			-200		mV
VOH3		$R_L = 10 \text{ k}\Omega \text{ to V}^-$		-50 <b>100</b>	-10		
VOL1	Output Low Voltage (Relative to V <sup>-</sup> )	$R_L = 150\Omega$ to $V^-$	$R_L = 150\Omega$ to $V^-$		+4	+45 <b>+125</b>	
VOL2		$R_L = 75\Omega$ to $V_S/2$			+125		mV
VOL3		$R_L = 10 \text{ k}\Omega \text{ to V}^-$			+4	+45 <b>125</b>	
Io	Output Current	V <sub>OUT</sub> ≤ 0.6V from Respective	Source		25		
		Supply	Sink		62		A
I <sub>O</sub> _1		$V_{OUT} = V_S/2, V_{ID} = \pm 18 \text{ mV}$	Source	25			mA
		(6)	Sink	35			
Load	Output Load Rating	THD < $-30$ dBc, f = 200 kHz, $V_S/2$ , $V_{OUT}$ = 2.2 $V_{PP}$	R <sub>L</sub> tied to		40		Ω
R <sub>O</sub> _Enable	Output Resistance	Enabled, A <sub>V</sub> = +1			0.2		Ω
R <sub>O</sub> _Disabled	Output Resistance	Shutdown			>100		МΩ
C <sub>O</sub> _Disabled	Output Capacitance	Shutdown			5.6		pF
Miscellaneou	s Performance	•				,	
VDMAX	Voltage Limit for Disable (Pin 5)	See (5)		0		0.27	V
VDMIN	Voltage Limit for Enable (Pin 5)	See (5)		2.43		2.7	V
l <sub>i</sub>	Logic Input Current (Pin 5)	<del>SD</del> = 2.7V <sup>(5)</sup>			4		рА
V_glitch	Turn-on Glitch				1.2		V
T <sub>on</sub>	Turn-on Time				5.2		μs
T <sub>off</sub>	Turn-off Time				760		ns
Isolation <sub>OFF</sub>	Off Isolation	1 MHz, $R_L = 1 k\Omega$			60		dB

 $<sup>\</sup>overline{SD}$  logic is CMOS compatible. To ensure proper logic level and to minimize power supply current,  $\overline{SD}$  should typically be less than 10% of total supply voltage away from either supply rail. " $V_{ID}$ " is input differential voltage (input overdrive).



### **CONNECTION DIAGRAM**






Figure 2. 6-Pin SC70-Top View



#### TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise noted, all data is with  $A_V = +2$ ,  $R_F = R_G = 604\Omega$ ,  $V_S = 3.3V$ ,  $V_{OUT} = V_S/2$ ,  $\overline{SD}$  tied to  $V^+$ ,  $R_L = 150\Omega$  to  $V^-$ ,  $T = 150\Omega$ 





### Frequency Response for Various Output Amplitudes





Figure 5.

#### Non-inverting Frequency Response for Various Gain



**Frequency Response for Various Output Amplitudes** 




Figure 4.

### -3 dB BW vs. Supply Voltage for Various Output Swings




Figure 6.

#### **Inverting Frequency Response for Various Gain**




Figure 8.



Unless otherwise noted, all data is with  $A_V = +2$ ,  $R_F = R_G = 604\Omega$ ,  $V_S = 3.3V$ ,  $V_{OUT} = V_S/2$ ,  $\overline{SD}$  tied to  $V^+$ ,  $R_L = 150\Omega$  to  $V^-$ ,  $T = 25^{\circ}C$ .







Figure 9.



Frequency Response for Various Supply Voltage








Figure 12.




Figure 14.



Unless otherwise noted, all data is with  $A_V = +2$ ,  $R_F = R_G = 604\Omega$ ,  $V_S = 3.3V$ ,  $V_{OUT} = V_S/2$ ,  $\overline{SD}$  tied to  $V^+$ ,  $R_L = 150\Omega$  to  $V^-$ ,  $T = 25^{\circ}C$ .




Figure 15.







Figure 17.






Figure 16.




Figure 18.






Figure 20.




Unless otherwise noted, all data is with  $A_V = +2$ ,  $R_F = R_G = 604\Omega$ ,  $V_S = 3.3V$ ,  $V_{OUT} = V_S/2$ ,  $\overline{SD}$  tied to  $V^+$ ,  $R_L = 150\Omega$  to  $V^-$ ,  $T = 25^{\circ}C$ .





V<sub>OUT</sub> (V<sub>PP</sub>) **Figure 23.** 






Figure 22.




Figure 24.







Figure 26.




Unless otherwise noted, all data is with  $A_V = +2$ ,  $R_F = R_G = 604\Omega$ ,  $V_S = 3.3V$ ,  $V_{OUT} = V_S/2$ ,  $\overline{SD}$  tied to  $V^+$ ,  $R_L = 150\Omega$  to  $V^-$ ,  $T = 25^{\circ}C$ .















Figure 30.








Unless otherwise noted, all data is with  $A_V = +2$ ,  $R_F = R_G = 604\Omega$ ,  $V_S = 3.3V$ ,  $V_{OUT} = V_S/2$ ,  $\overline{SD}$  tied to  $V^+$ ,  $R_L = 150\Omega$  to  $V^-$ ,  $T = 25^{\circ}C$ .
















Figure .





Unless otherwise noted, all data is with  $A_V$  = +2,  $R_F$  =  $R_G$  = 604 $\Omega$ ,  $V_S$  = 3.3V,  $V_{OUT}$  =  $V_S/2$ ,  $\overline{SD}$  tied to  $V^+$ ,  $R_L$  = 150 $\Omega$  to  $V^-$ , T = 150 $\Omega$  to  $V^-$ ,  $V_{OUT}$  =  $V_{OUT}$  = 150 $\Omega$  to  $V^-$ ,  $V_{OUT}$  =  $V_{OUT$ 25°C.





Large Signal Step Response 2.5  $R_L = 100\Omega$  to V $A_V = +1$ 2 Vout (V) 1.5 0.5 0 10 20 30 TIME (ns) Figure 42.








Figure 43.



Unless otherwise noted, all data is with  $A_V = +2$ ,  $R_F = R_G = 604\Omega$ ,  $V_S = 3.3V$ ,  $V_{OUT} = V_S/2$ ,  $\overline{SD}$  tied to  $V^+$ ,  $R_L = 150\Omega$  to  $V^-$ ,  $T = 25^{\circ}C$ .





Figure 44.






Figure 46.




Figure 45.






Figure 47.



#### **APPLICATION INFORMATION**

#### **OPTIMIZING PERFORMANCE**

With many op amps, additional device non-linearity and sometimes less loop stability arises when the output has to switch from current-source mode to current-sink mode or vice versa. When it comes to achieving the lowest distortion and the best Differential Gain/ Differential Phase (DG/ DP, broadcast video specs), the LMH6601 is optimized for single supply DC coupled output applications where the load current is returned to the negative rail (V<sup>-</sup>). That is where the output stage is most linear (lowest distortion) and which corresponds to unipolar current flowing out of this device. To that effect, it is easy to see that the distortion specifications improve when the output is only sourcing current which is the distortion-optimized mode of operation for the LMH6601. In application where the LMH6601 output is AC coupled or when it is powered by separate dual supplies for V<sup>+</sup> and V<sup>-</sup>, the output stage supplies both source and sink current to the load and results in less than optimum distortion (and DG/DP). Figure 48 compares the distortion results between a DC and an AC coupled load to show the magnitude of this difference. See the DG/DP plots, Figure 44 through Figure 47, in TYPICAL PERFORMANCE CHARACTERISTICS, for a comparison between DC and AC coupling of the video load.




Figure 48. Distortion Comparison between DC & AC Coupling of the Load

In certain applications, it may be possible to optimize the LMH6601 for best distortion (and DG/DP) even though the load may require bipolar output current by adding a pull-down resistor to the output. Adding an output pull-down resistance of appropriate value could change the LMH6601 output loading into source-only. This comes at the price of higher total power dissipation and increased output current requirement.

Figure 49 shows how to calculate the pull-down resistor value for both the dual supply and for the AC coupled load applications.






Figure 49. Output Pull-Down Value for Dual Supply & AC Coupling

Furthermore, with a combination of low closed loop gain setting (i.e.  $A_V=+1$  for example where device bandwidth is the highest), light output loading ( $R_L>1~k\Omega$ ) , and with a significant capacitive load ( $C_L>10~pF$ ) , the LMH6601 is most stable if output sink current is kept to less than about 5 mA. The pull-down method described in Figure 49 is applicable in these cases as well where the current that would normally be sunk by the op amp is diverted to the  $R_P$  path instead.

#### SHUTDOWN CAPABILITY AND TURN ON/ OFF BEHAVIOR

With the device in shutdown mode, the output goes into high impedance ( $R_{OUT} > 100~M\Omega$ ) mode. In this mode, the only path between the inputs and the output pin is through the external components around the device. So, for applications where there is active signal connection to the inverting input, with the LMH6601 in shutdown, the output could show signal swings due to current flow through these external components. For non-inverting amplifiers in shutdown, no output swings would occur, because of complete input-output isolation, with the exception of capacitive coupling.

For maximum power saving, the LMH6601 supply current drops to around 0.1  $\mu$ A in shutdown. All significant power consumption within the device is disabled for this purpose. Because of this, the LMH6601 turn on time is measured in micro-seconds whereas its turn off is fast (nano-seconds) as would be expected from a high speed device like this.

The LMH6601  $\overline{SD}$  pin is a CMOS compatible input with a pico-ampere range input current drive requirement. This pin needs to be tied to a level or otherwise the device state would be indeterminate. The device shutdown threshold is half way between the V<sup>+</sup> and V<sup>-</sup> pin potentials at any supply voltage. For example, with V<sup>+</sup> tied to 10V and V<sup>-</sup> equal to 5V, you can expect the threshold to be at 7.5V. The state of the device (shutdown or normal operation) is ensured over temperature as longs as the  $\overline{SD}$  pin is held to within 10% of the total supply voltage.

For  $V^+ = 10V$ ,  $V^- = 5V$ , as an example:

- Shutdown Range 5V ≤ SD ≤ 5.5V
- Normal Operation Range 9.5V ≤ SD ≤ 10V



#### OVERLOAD RECOVERY AND SWING CLOSE TO RAILS

The LMH6601 can recover from an output overload in less than 20 ns. See Figure 50 below for the input and output scope photos:




Figure 50. LMH6601 Output Overload Recovery Waveform

In Figure 50, the input step function is set so that the output is driven to one rail and then the other and then the output recovery is measured from the time the input crosses 0V to when the output reaches this point.

Also, when the LMH6601 input voltage range is exceeded near the  $V^+$  rail, the output does not experience output phase reversal, as some op amps do. This is particularly advantageous in applications where output phase reversal has to be avoided at all costs, such as in servo loop control among others. This adds to the LMH6601's set of features which make this device easy to use.

In addition, the LMH6601's output swing close to either rail is well-behaved as can be seen in the scope photo of Figure 51.




Figure 51. LMH6601's "Clean" Swing to Either Rail

With some op amps, when the output approaches either one or both rails and saturation starts to set in, there is significant increase in the transistor parasitic capacitances which leads to loss of Phase Margin. That is why with these devices, there are sometimes hints of instability with output close to the rails. With the LMH6601, as can be seen in Figure 51, the output waveform remains free of instability throughout its range of voltages.



#### SINGLE SUPPLY VIDEO APPLICATION

The LMH6601's high speed and fast slew rate make it an ideal choice for video amplifier and buffering applications. There are cost benefits in having a single operating supply. Single supply video systems can take advantage of the LMH6601's low supply voltage operation along with its ability to operate with input common mode voltages at or slightly below the V<sup>-</sup> rail. Additional cost savings can be achieved by eliminating or reducing the value of the input and output AC coupling capacitors commonly employed in single supply video applications. This APPLICATION INFORMATION shows some circuit techniques used to help in doing just that.

#### DC COUPLED, SINGLE SUPPLY BASEBAND VIDEO AMPLIFIER/DRIVER

The LMH6601 output can swing very close to either rail to maximize the output dynamic range which is of particular interest when operating in a low voltage single supply environment. Under light output load conditions, the output can swing as close as a few milli-volts of either rail. This also allows a video amplifier to preserve the video black level for excellent video integrity. In the example shown below in Figure 52, the baseband video output is amplified and buffered by the LMH6601 which then drives the 75 $\Omega$  back terminated video cable for an overall gain of +1 delivered to the 75 $\Omega$  load. The input video would normally have a level between 0V to approximately 0.75V.




Figure 52. Single Supply Video Driver Capable of Maintaining Accurate Video Black Level

With the LMH6601 input common mode range including the V<sup>-</sup> (ground) rail, there will be no need for AC coupling or level shifting and the input can directly drive the non-inverting input which has the additional advantage of high amplifier input impedance. With LMH6601's wide rail-to-rail output swing, as stated earlier, the video black level of 0V is maintained at the load with minimal circuit complexity and using no AC coupling capacitors. Without true rail-to-rail output swing of the LMH6601, and more importantly without the LMH6601's ability of exceedingly close swing to V<sup>-</sup>, the circuit would not operate properly as shown at the expense of more complexity. This circuit will also work for higher input voltages. The only significant requirement is that there is at least 1.8V from the maximum input voltage to the positive supply (V<sup>+</sup>).

The Composite Video Output of some low cost consumer video equipment consists of a current source which develops the video waveform across a load resistor (usually  $75\Omega$ ), as shown in Figure 53 below. With these applications, the same circuit configuration just described and shown in Figure 53 will be able to buffer and drive the Composite Video waveform which includes sync and video combined. However, with this arrangement, the LMH6601 supply voltage needs to be at least 3.3V or higher in order to allow proper input common mode voltage headroom because the input can be as high as 1V peak.






Figure 53. Single Supply Composite Video Driver for Consumer Video Outputs

If the "Video In" signal is Composite Video with negative going Sync tip, a variation of the previous configurations should be used. This circuit produces a unipolar (above 0V) DC coupled single supply video signal as shown in Figure 54.




Figure 54. Single Supply DC Coupled Composite Video Driver for Negative Going Sync Tip

In the circuit of Figure 54, the input is shifted positive by means of  $R_1$ ,  $R_2$ , and  $R_T$  in order to satisfy U1's Common Mode input range. The signal will loose 20% of its amplitude in the process. The closed loop gain of U1 will need to be set to make up for this 20% loss in amplitude. This gives rise to the gain expression shown below which is based on a getting a 2  $V_{PP}$  output with a 0.8  $V_{PP}$  input:

$$\frac{R_{F}}{R_{G}||R_{3}} = \frac{2V}{0.8V} - 1 = 1.5V/V \tag{1}$$

 $R_3$  will produce a negative shift at the output due to  $V_S$  (3.3V in this case).  $R_3$  will need to be set so that the "Video In" sync tip (-0.3V at  $R_T$  or 0.61V at U1 non-inverting input) corresponds to near 0V at the output.

$$\frac{R_F}{R_3} = \frac{0.61}{3.3V - 0.61} \left( 1 + \frac{R_F}{R_G} \right) = 0.227 \left( 1 + \frac{R_F}{R_G} \right)$$
(2)

Equation 1 and Equation 2 need to be solved simultaneously to arrive at the values of  $R_3$ ,  $R_F$ , and  $R_G$  which will satisfy both. From the datasheet, one can set  $R_F = 620\Omega$  to be close to the recommended value for a gain of +2. It is easier to solve for  $R_G$  and  $R_3$  by starting with a good estimate for one and iteratively solving Equation 1 and Equation 2 to arrive at the results. Here is one possible iteration cycle for reference:

$$R_{F} = 620\Omega \tag{3}$$

Close to target value of 1.5V/V for Equation 1



Table 1. Finding Figure 54 External Resistor Values by Iteration

Estimate R <sub>G</sub> (Ω)	Calculated (from Equation 2) R3 (Ω)	Equation 1 LHS Calculated	Comment (Compare Equation 1 LHS Calculated to RHS)
1k	1.69k	0.988	Increase Equation 1 LHS by reducing R <sub>G</sub>
820	1.56k	1.15	Increase Equation 1 LHS by reducing R <sub>G</sub>
620	1.37k	1.45	Increase Equation 1 LHS by reducing R <sub>G</sub>
390	239	4.18	Reduce Equation 1 LHS by increasing R <sub>G</sub>

The final set of values for  $R_G$  and  $R_3$  in Table 1 are values which will result in the proper gain and correct video levels (0V to 1V) at the output ( $V_{LOAD}$ ).

1.59

#### **AC COUPLED VIDEO**

1.30k

560

Many monitors and displays accept AC coupled inputs. This simplifies the amplification and buffering task in some respects. As can be seen in Figure 55,  $R_1$  and  $R_2$  simply set the input to the center of the input linear range while  $C_{\text{IN}}$  AC couples the video onto the op amp's input. The op amp is set for a closed loop gain of 2 with  $R_F$  and  $R_G$ .  $C_G$  is there to make sure the device output is also biased at mid-supply. Because of the DC bias at the output, the load needs to be AC coupled as well through  $C_O$ . Some applications implement a small valued ceramic capacitor (not shown) in parallel with  $C_O$  which is electrolytic. The reason for this is that the ceramic capacitor will tend to shunt the inductive behavior of the Electrolytic capacitor at higher frequencies for an improved overall low impedance output.

 $C_{G2}$  is intended to boost the high frequency gain in order to improve the video frequency response. This value is to be set and trimmed on the board to meet the application's specific system requirements.




Figure 55. AC Coupled Video Amplifier/Driver

#### SAG COMPENSATION

The capacitors shown in Figure 55 (except  $C_{G2}$ ), and especially  $C_{O}$ , are the large electrolytic type which are considerably costly and take up valuable real estate on the board. It is possible to reduce the value of the output coupling capacitor,  $C_{O}$ , which is the largest of all, by using what is called SAG compensation. SAG refers to what the output video experiences due to the low frequency video content it contains which cannot adequately go through the output AC coupling scheme due to the low frequency limit of this circuit. The -3 dB low frequency limit of the output circuit is given by:

$$f_{\text{low\_frequency}}$$
 (-3 dB)= 1/ (2\*pi\* 75\*2( $\Omega$ ) \* C<sub>O</sub>) = ~ 4.82 Hz For C<sub>O</sub> = 220  $\mu$ F (4)

A possible implementation of the SAG compensation is shown in Figure 56.






Figure 56. AC Coupled Video Amplifier/Driver with SAG Compensation

In this circuit, the output coupling capacitor value and size is reduced at the expense of a slightly more complicated circuitry. Note that C1 is not only part of the SAG compensation, but it also sets the amplifier's DC gain to 0 dB so that the output is set to mid-rail for linearity purposes. Also note that exceptionally high values are chosen for the R1 and R2 biasing resistors (510 k $\Omega$ ). The LMH6601 has extremely low input bias current which allows this selection thereby reducing the  $C_{IN}$  value in this circuit such that  $C_{IN}$  can even be a non-polar capacitors which will reduce cost.

At high enough frequencies where both  $C_0$  and  $C_1$  can be considered to be shorted out,  $R_3$  shunts  $R_4$  and the closed loop gain is determined by:

Closed\_loop\_Gain 
$$(V/V) = V_L/V_{IN} = (1 + (R_3||R_4)/R_5)x [R_L/(R_L + R_0)] = 0.99V/V$$
 (5)

At intermediate frequencies, where the  $C_O$ ,  $R_O$ ,  $R_L$  path experiences low frequency gain loss, the  $R_3$ ,  $R_5$ ,  $C_1$  path provides feedback from the load side of  $C_O$ . With the load side gain reduced at these lower frequencies, the feedback to the op amp inverting node reduces, causing an increase at the op amp's output as a response.

For NTSC video, low values of  $C_{\rm O}$  influence how much video black level shift occurs during the vertical blanking interval (~1.5 ms) which has no video activity and thus is sensitive to  $C_{\rm O}$ 's charge dissipation through the load which could cause output SAG. An especially tough pattern is the NTSC pattern called "Pulse & Bar." With this pattern the entire top and bottom portion of the field is black level video where, for about 11 ms,  $C_{\rm O}$  is discharging through the load with no video activity to replenish that charge.

Figure 57 shows the output of the Figure 56 circuit highlighting the SAG.




Figure 57. AC Coupled Video Amplifier/Driver Output Scope Photo Showing Video SAG

With the circuit of Figure 56 and any other AC coupled pulse amplifier, the waveform duty cycle variations exert additional restrictions on voltage swing at any node. This is illustrated in the waveforms shown in Figure 58.






Figure 58. Headroom Considerations with AC Coupled Amplifiers

If a stage has a 3  $V_{PP}$  unclipped swing capability available at a given node, as shown in Figure 58, the maximum allowable amplitude for an arbitrary waveform is ½ of 3V or 1.5  $V_{PP}$ . This is due to the shift in the average value of the waveform as the duty cycle varies. Figure 58 shows what would happen if a 2  $V_{PP}$  signal were applied. A low duty cycle waveform, such as the one in Figure 58B, would have high positive excursions. At low enough duty cycles, the waveform could get clipped on the top, as shown, or a more subtle loss of linearity could occur prior to full-blown clipping. The converse of this occurs with high duty cycle waveforms and negative clipping, as depicted in Figure 58C.

#### HOW TO PICK THE RIGHT VIDEO AMPLIFIER

Apart from output current drive and voltage swing, the op amp used for a video amplifier/cable driver should also possess the minimum requirement for speed and slew rate. For video type loads, it is best to consider Large Signal Bandwidth (or LSBW in the Texas Instruments data sheet tables) as video signals could be as large as 2  $V_{PP}$  when applied to the commonly used gain of +2 configuration. Because of this relatively large swing, the op amp Slew Rate (SR) limitation should also be considered. Table 2 shows these requirements for various video line rates calculated using a rudimentary technique and intended as a first order estimate only.

Table 2. Rise Time, -3 dB BW, and Slew Rate Requirements for Various Video Line Rates

Video Standard	Line Rate (HxV)	Refresh Rate (Hz)	Horizontal Active (KH%)	Vertical Active (KV%)	Pixel Time (ns)	Rise Time (ns)	LSBW (MHz)	SR (V/µs)
TV_NTSC	451x483	30	84	92	118.3	39.4	9	41
VGA	640x480	75	80	95	33.0	11.0	32	146
SVGA	800x600	75	76	96	20.3	6.8	52	237
XGA	1024x768	75	77	95	12.4	4.1	85	387
SXGA	1280x1024	75	75	96	7.3	2.4	143	655
UXGA	1600x1200	75	74	96	4.9	1.6	213	973



For any video line rate (HxV corresponding to the number of Active horizontal and vertical lines), the speed requirements can be estimated if the Horizontal Active (KH%) and Vertical Active (KV%) numbers are known. These percentages correspond to the percentages of the active number of lines (horizontal or vertical) to the total number of lines as set by VESA standards. Here are the general expressions and the specific calculations for the SVGA line rate shown in Table 2.

PIXEL\_TIME (ns) = 
$$\frac{\frac{1}{\text{REFRESH\_RATE}} \times \text{KH} \times \text{KV}}{\text{H} \times \text{V}} \times 1 \times 10^{5}$$

$$= \frac{\frac{1}{75 \text{ Hz}} \times 76 \times 96}{800 \times 600} \times 1 \times 10^{5} = 20.3 \text{ ns}$$
(6)

Requiring that an "On" pixel is illuminated to at least 90% of its final value before changing state will result in the rise/fall time equal to, at most, ½ the pixel time as shown below:

$$RISE/FALL\_TIME = \frac{PIXEL\_TIME}{3} = \frac{20.3 \text{ ns}}{3} = 6.8 \text{ ns}$$
(7)

Assuming a single pole frequency response roll-off characteristic for the closed loop amplifier used, we have:

$$-3 \text{ dB\_BW} = \frac{0.35}{\text{RISE/FALL\_TIME}} = \frac{0.35}{6.8 \text{ ns}} = 52 \text{ MHz}$$
 (8)

Rise/Fall times are 10%-90% transition times, which for a 2  $V_{PP}$  video step would correspond to a total voltage shift of 1.6V (80% of 2V). So, the Slew Rate requirement can be calculated as follows:

$$SR(V/\mu s) = \frac{1.6V}{RISE/FALL\_TIME (ns)} \times 1 \times 10^{3} = \frac{1.6V}{6.8 \text{ ns}} = 237(V/\mu s)$$
(9)

The LMH6601 specifications show that it would be a suitable choice for video amplifiers up to and including the SVGA line rate as demonstrated above.

For more information about this topic and others relating to video amplifiers, see Application Note 1013 (SNVA031).

### **CURRENT TO VOLTAGE CONVERSION (TRANSIMPEDANCE AMPLIFIER (TIA))**

Being capable of high speed and having ultra low input bias current makes the LMH6601 a natural choice for Current to Voltage applications such as photodiode I-V conversion. In these type of applications, as shown in Figure 59 below, the photodiode is tied to the inverting input of the amplifier with  $R_F$  set to the proper gain (gain is measured in Ohms).




Figure 59. Typical Connection of a Photodiode Detector to an op amp



With the LMH6601 input bias current in the femto-amperes range, even large values of gain ( $R_F$ ) do not increase the output error term appreciably. This allows circuit operation to a lower light intensity level which is always of special importance in these applications. Most photo-diodes have a relatively large capacitance ( $C_D$ ) which would be even larger for a photo-diode designed for higher sensitivity to light because of its larger area. Some applications may run the photodiode with a reverse bias in order to reduce its capacitance with the disadvantage of increased contributions from both dark current and noise current. Figure 60 shows a typical photodiode capacitance plot vs. reverse bias for reference.




Figure 60. Typical Capacitance vs. Reverse Bias (Source: OSI Optoelectronics)

The diode capacitance ( $C_D$ ) along with the input capacitance of the LMH6601 ( $C_A$ ) has a bearing on the stability of this circuit and how it is compensated. With large transimpedance gain values ( $R_F$ ), the total combined capacitance on the amplifier inverting input ( $C_{IN} = C_D + C_A$ ) will work against  $R_F$  to create a zero in the Noise Gain (NG) function (see Figure 61). If left untreated, at higher frequencies where NG equals the open loop transfer function there will be excess phase shift around the loop (approaching 180°) and therefore, the circuit could be unstable. This is illustrated in Figure 61.




Figure 61. Transimpedance Amplifier Graphical Stability Analysis and Compensation



Figure 61 shows that placing a capacitor,  $C_F$ , with the proper value, across  $R_F$  will create a pole in the NG function at  $f_P$ . For optimum performance, this capacitor is usually picked so that NG is equal to the op amp's open loop gain at  $f_P$ . This will cause a "flattening" of the NG slope beyond the point of intercept of the two plots (open loop gain and NG) and will results in a Phase Margin (PM) of 45° assuming  $f_P$  and  $f_Z$  are at least a decade apart. This is because at the point of intercept, the NG pole at  $f_P$  will have a 45° phase lead contribution which leaves 45° of PM. For reference, Figure 61 also shows the transimpedance gain (I-V  $(\Omega)$ )

Here is the theoretical expression for the optimum C<sub>F</sub> value and the expected −3 dB bandwidth:

$$C_{F} = \sqrt{\frac{C_{IN}}{2\pi(GBWP)R_{F}}}$$
(10)

$$f_{-3 \text{ dB}} \cong \sqrt{\frac{GBWP}{2\pi R_F C_{IN}}}$$
 (11)

Table 3, below, lists the results, along with the assumptions and conditions, of testing the LMH6601 with various photodiodes having different capacitances ( $C_D$ ) at a transimpedance gain ( $R_F$ ) of 10 k $\Omega$ .

Table 3. Transimpedance Amplifier Figure 59 Compensation and Performance Results

C <sub>D</sub> (pF)	C <sub>IN</sub> (pF)	C <sub>F</sub> _Calculated (pF)	C <sub>F</sub> used (pF)	-3 dB BW Calculated (MHz)	-3 dB BW Measured (MHz)	Step Response Overshoot (%)
10	12	1.1	1	14	15	6
50	52	2.3	3	7	7.0	4
500	502	7.2	8	2	2.5	9

$$C_A = 2 \text{ pF GBWP} = 155 \text{ MHz V}_S = 5V$$
 (12)

#### TRANSIMPEDANCE AMPLIFIER NOISE CONSIDERATIONS

When analyzing the noise at the output of the I-V converter, it is important to note that the various noise sources (i.e. op amp noise voltage, feedback resistor thermal noise, input noise current, photodiode noise current) do not all operate over the same frequency band. Therefore, when the noise at the output is calculated, this should be taken into account.

The op amp noise voltage will be gained up in the region between the noise gain's "zero" and its "pole" ( $f_z$  and  $f_p$  in Figure 61). The higher the values of  $R_F$  and  $C_{IN}$ , the sooner the noise gain peaking starts and therefore its contribution to the total output noise would be larger. It is obvious to note that it is advantageous to minimize  $C_{IN}$  (e.g. by proper choice of op amp, by applying a reverse bias across the diode at the expense of excess dark current and noise). However, most low noise op amps have a higher input capacitance compared to ordinary op amps. This is due to the low noise op amp's larger input stage.



#### OTHER APPLICATIONS

 $R_F$  = 10  $M\Omega$  to 10  $G\Omega$ 

 $R_S = 1 M\Omega$  or SMALLER FOR HIGH COUNTING RATES

 $C_F = 1 pF$ 

 $C_D = 1 pF to 10 \mu F$ 

 $V_{OUT} = Q/C_F$  WHERE Q is CHARGE CREATED BY ONE PHOTON or PARTICLE

ADJUST V<sub>BIAS</sub> FOR MAXIMUM SNR




Figure 62. Charge Preamplifier Taking Advantage of LMH6601's Femto-Ampere Range Input Bias Current

#### **CAPACITIVE LOAD**

The LMH6601 can drive a capacitive load of up to 1000 pF with correct isolation and compensation. Figure 63 illustrates the in-loop compensation technique to drive a large capacitive load.




Figure 63. In-Loop Compensation Circuit for Driving a Heavy Capacitive Load

When driving a high capacitive load, an isolation resistor ( $R_S$ ) should be connected in series between the op amp output and the capacitive load to provide isolation and to avoid oscillations. A small value capacitor ( $C_F$ ) is inserted between the op amp output and the inverting input as shown such that this capacitor becomes the dominant feedback path at higher frequency. Together these components allow heavy capacitive loading while keeping the loop stable.

There are few factors which affect the driving capability of the op amp:

- · Op amp internal architecture
- Closed loop gain and output capacitor loading

Table 4 shows the measured step response for various values of load capacitors ( $C_L$ ), series resistor ( $R_S$ ) and feedback resistor ( $R_F$ ) with gain of +2 ( $R_F = R_G = 604\Omega$ ) and  $R_L = 2 \text{ k}\Omega$ :



Table 4. LMH6601 Step Response Summary for the Circuit of Figure 63

C <sub>L</sub> (pF)	R <sub>S</sub> (Ω)	C <sub>F</sub> (pF)	t <sub>rise</sub> / t <sub>fall</sub> (ns)	Overshoot (%)
10	0	1	6 <sup>(1)</sup>	8
50	0	1	7 <sup>(1)</sup>	6
110	47	1	10	16
300	6	10	12	20
500	80	10	33	10
910	192	10	65	10

<sup>(1)</sup> Response limited by input step generator rise time of 5 ns

Figure 64 shows the increase in rise/fall time (bandwidth decrease) at V<sub>OUT</sub> with larger capacitive loads, illustrating the trade-off between the two:




Figure 64. LMH6601 In-Loop Compensation Response

#### **EVALUATION BOARD**

Texas Instruments provides the following evaluation board as a guide for high frequency layout and as an aid in device testing and characterization. Many of the datasheet plots were measured with this board:

Device	Package	Board Part #
LMH6601MG	SC70-6	LMH730165





### **REVISION HISTORY**

Changes from Revision D (March 2013) to Revision E						
•	Changed layout of National Data Sheet to TI format		30			





11-Apr-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
LMH6601MG/NOPB	ACTIVE	SC70	DCK	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A95	Samples
LMH6601MGX/NOPB	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A95	Samples
LMH6601QMG/NOPB	ACTIVE	SC70	DCK	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	AKA	Samples
LMH6601QMGX/NOPB	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	AKA	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.





11-Apr-2013

#### OTHER QUALIFIED VERSIONS OF LMH6601, LMH6601-Q1:

• Automotive: LMH6601-Q1

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

### PACKAGE MATERIALS INFORMATION

www.ti.com 21-Mar-2013

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6601MG/NOPB	SC70	DCK	6	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMH6601MGX/NOPB	SC70	DCK	6	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMH6601QMG/NOPB	SC70	DCK	6	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMH6601QMGX/NOPB	SC70	DCK	6	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3

www.ti.com 21-Mar-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6601MG/NOPB	SC70	DCK	6	1000	210.0	185.0	35.0
LMH6601MGX/NOPB	SC70	DCK	6	3000	210.0	185.0	35.0
LMH6601QMG/NOPB	SC70	DCK	6	1000	210.0	185.0	35.0
LMH6601QMGX/NOPB	SC70	DCK	6	3000	210.0	185.0	35.0

# DCK (R-PDSO-G6)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>