


### LF411QML Low Offset, Low Drift JFET Input Operational Amplifier

Check for Samples: LF411QML-SP

### **FEATURES**

- · Available with Radiation Specification
  - ELDRS FREE 100 krad(Si)
- Internally Trimmed Offset Voltage: 0.5 mV(Typ)
- Input Offset Voltage Drift: 10 μV/°C
- · Low Input Bias Current: 50 pA
- Low Input Noise Current: 0.01 pA/√Hz
- Wide Gain Bandwidth: 3 MHz
- High Slew Rate: 10V/µs
- Low Supply Current: 1.8 mA
- High Input Impedance: 10<sup>12</sup>Ω
- Low Total Harmonic Distortion:  $A_V = 10$ ,  $R_L = 10K\Omega$ ,  $V_O = 20V_{P-P}$ , BW = 20Hz 20KHz < 0.02%
- Low 1/f Noise Corner: 50 Hz
- Fast Settling Time to 0.01%: 2 μs

### **Connection Diagram**



Pin 4 connected to case.

Figure 1. SDIP Package

### DESCRIPTION

This device is a low cost, high speed, JFET input operational amplifier with very low input offset voltage and ensured input offset voltage drift. It requires low supply current yet maintains a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF411QML is pin compatible with the standard LM741 allowing designers to immediately upgrade the overall performance of existing designs.

This amplifier may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage and drift, low input bias current, high input impedance, high slew rate and wide bandwidth.




Figure 2. 10LD CLGA Package

A


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

BI-FET II is a trademark of dcl\_owner.


All other trademarks are the property of their respective owners.



### **Simplified Schematic**



### **Detailed Schematic**





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

www.ti.com

### Absolute Maximum Ratings(1)

| Supply Voltage                  |                  |                                 | ±18V                           |  |  |
|---------------------------------|------------------|---------------------------------|--------------------------------|--|--|
| Differential Input Voltage      |                  |                                 | ±30V                           |  |  |
| Input Voltage Range (2)         |                  |                                 | ±15V                           |  |  |
| Output Short Circuit Duration   |                  |                                 | Continuous                     |  |  |
| 5 (3)(4)                        |                  | SDIP Package                    | 670mW                          |  |  |
| Power Dissipation (3)(4)        |                  | CLGA Package                    | 670mW                          |  |  |
| -                               | H Package        | H Package                       |                                |  |  |
| $T_{Jmax}$                      | WG Package       | /G Package                      |                                |  |  |
|                                 |                  | SDIP Package Still Air          | 162°C/W                        |  |  |
|                                 |                  | SDIP Package 500LF/Min Air Flow | 65°C/W                         |  |  |
| The second Desciotes as         | $\theta_{JA}$    | CLGA Package Still Air          | 170°C/W                        |  |  |
| Thermal Resistance              |                  | CLGA Package 500LF/Min Air Flow | 120°C/W                        |  |  |
|                                 |                  | SDIP Package                    | 20°C/W                         |  |  |
|                                 | $\theta_{ m JC}$ | CLGA Package                    | 26°C/W                         |  |  |
| Operating Temperature Range     | ,                |                                 | -55°C ≤ T <sub>A</sub> ≤ 125°C |  |  |
| Storage Temperature Range       |                  |                                 | -65°C ≤ T <sub>A</sub> ≤ 150°C |  |  |
| Lead Temperature (Soldering, 10 | 260°C            |                                 |                                |  |  |
| Package Weight (Typical)        |                  | SDIP Package                    | TBD                            |  |  |
|                                 |                  | CLGA Package                    | 220mg                          |  |  |
| ESD Tolerance (5)               |                  |                                 | 750V                           |  |  |

<sup>(1)</sup> Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(2) Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

(5) Human body model, 100pF discharged through 1.5K $\Omega$ .

<sup>(3)</sup> The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>Jmax</sub> (maximum junction temperature), θ<sub>JA</sub> (package junction to ambient thermal resistance), and T<sub>A</sub> (ambient temperature). The maximum allowable power dissipation at any temperature is P<sub>Dmax</sub> = (T<sub>Jmax</sub> - T<sub>A</sub>)/θ<sub>JA</sub> or the number given in the Absolute Maximum Ratings, whichever is lower.

<sup>(4)</sup> Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside ensured limits.



### **Quality Conformance Inspection**

### Table 1. Mil-Std-883, Method 5005 - Group A

| Subgroup | Description         | Temp °C |
|----------|---------------------|---------|
| 1        | Static tests at     | +25     |
| 2        | Static tests at     | +125    |
| 3        | Static tests at     | -55     |
| 4        | Dynamic tests at    | +25     |
| 5        | Dynamic tests at    | +125    |
| 6        | Dynamic tests at    | -55     |
| 7        | Functional tests at | +25     |
| 8A       | Functional tests at | +125    |
| 8B       | Functional tests at | -55     |
| 9        | Switching tests at  | +25     |
| 10       | Switching tests at  | +125    |
| 11       | Switching tests at  | -55     |
| 12       | Settling time at    | +25     |
| 13       | Settling time at    | +125    |
| 14       | Settling time at    | -55     |



### **LF411 883 Electrical Characteristics DC Parameters**

The following conditions apply, unless otherwise specified. DC:  $V_{CC}=\pm15V,~V_{CM}=0V,~R_S=0\Omega$ 

| Symbol               | Parameter                          | Conditions   | Notes              | Min  | Max  | Unit | Sub-<br>groups |
|----------------------|------------------------------------|--|--------------------|------|------|------|----------------|
| V <sub>IO</sub>      | Input Offset Voltage               | $R_S = 10K\Omega$  |                    | -2.0 | 2.0  | mV   | 1              |
|                      |                                    |  |                    | -3.7 | 3.7  | mV   | 2              |
|                      |                                    |  |                    | -3.3 | 3.3  | mV   | 3              |
| I <sub>IO</sub>      | Input Offset Current               |  |                    | -0.1 | 0.1  | nA   | 1              |
|                      |                                    |  | See <sup>(1)</sup> | -25  | 25   | nA   | 2              |
| ±l <sub>IB</sub>     | Input Bias Current                 |  |                    | -0.2 | 0.2  | nA   | 1              |
|                      |                                    |  | See <sup>(1)</sup> | -50  | 50   | nA   | 2              |
| $V_{CM}$             | Input Common Mode Voltage<br>Range |  | See <sup>(2)</sup> | ±9.0 |      | V    | 1, 2, 3        |
| CMRR                 | Common Mode Rejection Ratio        | $R_S \le 10K\Omega$ , $V_{CM} = \pm 9V$  |                    | 70   |      | dB   | 1, 2, 3        |
| +PSRR                | Supply Voltage Rejection Ratio     | +V <sub>CC</sub> = 6V, -V <sub>CC</sub> = -15V   |                    | 70   |      | dB   | 1, 2, 3        |
| -PSRR                | Supply Voltage Rejection Ratio     | +V <sub>CC</sub> = 15V, -V <sub>CC</sub> = -6V   |                    | 70   |      | dB   | 1, 2, 3        |
| I <sub>S</sub>       | Supply Current                     |  |                    |      | 3.4  | mA   | 1, 2, 3        |
| -l <sub>OS</sub>     | Output Short Circuit Current       | $+V_{I} = -11V, -V_{I} = 11V,$   |                    | 13   | 50   | mA   | 1              |
|                      |                                    | $R_S = 10K\Omega$  |                    | 6.0  | 60   | mA   | 2, 3           |
| +l <sub>OS</sub>     | Output Short Circuit Current       | +V <sub>I</sub> = 11V, -V <sub>I</sub> = -11V,   |                    | -50  | -13  | mA   | 1              |
|                      |                                    | $R_S = 10K\Omega$  |                    | -60  | -6.0 | mA   | 2, 3           |
| +V <sub>IO Adj</sub> | Input Offset Voltage Adjustment    |  |                    | 8.0  |      | mV   | 1              |
| -V <sub>IO Adj</sub> | Input Offset Voltage Adjustment    |  |                    |      | -8.0 | mV   | 1              |
| +A <sub>VS</sub>     | Large Signal Voltage Gain          | $V_O = 0$ to 10V, $R_L = 2K\Omega$   | See <sup>(3)</sup> | 25   |      | V/mV | 4              |
|                      |                                    | $V_O = 0$ to 10V, $R_L = 2K\Omega$   | See <sup>(3)</sup> | 15   |      | V/mV | 5, 6           |
| -A <sub>VS</sub>     | Large Signal Voltage Gain          | $V_{O} = 0 \text{ to -10V}, R_{L} = 2K\Omega$  | See <sup>(3)</sup> | 25   |      | V/mV | 4              |
|                      |                                    | $V_O = 0$ to -10V, $R_L = 2K\Omega$  | See <sup>(3)</sup> | 15   |      | V/mV | 5, 6           |
| V <sub>O</sub> +     | Output Voltage Swing               | $\begin{aligned} R_L &= 10 K \Omega, \ +V_I = 11 V, \\ -V_I &= -11 V, \ R_S = 10 K \Omega \end{aligned}$ |                    | 12   |      | V    | 4, 5, 6        |
| V <sub>O</sub> -     | Output Voltage Swing               | $R_L = 10K\Omega, +V_I = -11V,$<br>- $V_I = 11V, R_S = 10K\Omega$  |                    |      | -12  | V    | 4, 5, 6        |

### **AC Parameters**

The following conditions apply, unless otherwise specified.

AC:  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_S = 0\Omega$ 

| Symbol | Parameter              | Conditions          | Notes | Min | Max | Unit | Sub-<br>groups |
|--------|------------------------|---------------------|-------|-----|-----|------|----------------|
| SR+    | Slew Rate              | $V_O = -5V$ to $5V$ |       | 8.0 |     | V/µS | 7              |
| SR-    | Slew Rate              | $V_O = 5V$ to -5V   |       | 8.0 |     | V/µS | 7              |
| GBW    | Gain Bandwidth Product |                     |       | 2.7 |     | MHz  | 7              |

 $<sup>\</sup>begin{array}{lll} \hbox{(1)} & R_S = 10 K\Omega \ @ \ +125 ^{\circ} C. \\ \hbox{(2)} & Parameters specified by CMRR test.} \\ \hbox{(3)} & Datalog in \ K = V/mV. \\ \end{array}$ 



### **Space Level Electrical Characteristics DC** Parameters

The following conditions apply, unless otherwise specified.

DC:  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_S = 0\Omega$ 

| Symbol               | Parameter                          | Conditions  | Notes              | Min  | Max  | Unit | Sub-<br>groups |
|----------------------|------------------------------------|---|--------------------|------|------|------|----------------|
| V <sub>IO</sub>      | Input Offset Voltage               | $R_S = 10K\Omega$   |                    | -2.0 | 2.0  | mV   | 1              |
|                      |                                    |   |                    | -3.7 | 3.7  | mV   | 2              |
|                      |                                    |   |                    | -3.3 | 3.3  | mV   | 3              |
| I <sub>IO</sub>      | Input Offset Current               |   |                    | -0.1 | 0.1  | nA   | 1              |
|                      |                                    |   | See <sup>(1)</sup> | -25  | 25   | nA   | 2              |
| ±l <sub>IB</sub>     | Input Bias Current                 |   |                    | -0.2 | 0.2  | nA   | 1              |
|                      |                                    |   | See <sup>(1)</sup> | -50  | 50   | nA   | 2              |
| V <sub>CM</sub>      | Input Common Mode Voltage<br>Range |   | See <sup>(2)</sup> | ±9.0 |      | V    | 1, 2, 3        |
| CMRR                 | Common Mode Rejection Ratio        | $R_S \le 10K\Omega$ , $V_{CM} = \pm 9V$                           |                    | 70   |      | dB   | 1, 2, 3        |
| +PSRR                | Supply Voltage Rejection Ratio     | +V <sub>CC</sub> = 6V, -V <sub>CC</sub> = -15V                    |                    | 70   |      | dB   | 1, 2, 3        |
| -PSRR                | Supply Voltage Rejection Ratio     | +V <sub>CC</sub> = 15V, -V <sub>CC</sub> = -6V                    |                    | 70   |      | dB   | 1, 2, 3        |
| Is                   | Supply Current                     |   |                    |      | 3.4  | mA   | 1, 2, 3        |
| -l <sub>OS</sub>     | Output Short Circuit Current       | $+V_{I} = -11V, -V_{I} = 11V,$                                    |                    | 13   | 50   | mA   | 1              |
|                      |                                    | $R_S = 10K\Omega$   |                    | 6.0  | 60   | mA   | 2, 3           |
| +l <sub>OS</sub>     | Output Short Circuit Current       | +V <sub>I</sub> = 11V, -V <sub>I</sub> = -11V,                    |                    | -50  | -13  | mA   | 1              |
|                      |                                    | $R_S = 10K\Omega$   |                    | -60  | -6.0 | mA   | 2, 3           |
| +V <sub>IO Adj</sub> | Input Offset Voltage Adjustment    |   |                    | 8.0  |      | mV   | 1              |
| -V <sub>IO Adj</sub> | Input Offset Voltage Adjustment    |   |                    |      | -8.0 | mV   | 1              |
| +A <sub>VS</sub>     | Large Signal Voltage Gain          | $V_O = 0$ to 10V, $R_L = 2K\Omega$                                | See <sup>(3)</sup> | 25   |      | V/mV | 4              |
|                      |                                    | $V_O = 0$ to 10V, $R_L = 2K\Omega$                                | See <sup>(3)</sup> | 15   |      | V/mV | 5, 6           |
| -A <sub>VS</sub>     | Large Signal Voltage Gain          | $V_{O} = 0 \text{ to -10V}, R_{L} = 2K\Omega$                     | See <sup>(3)</sup> | 25   |      | V/mV | 4              |
|                      |                                    | $V_O = 0$ to -10V, $R_L = 2K\Omega$                               | See <sup>(3)</sup> | 15   |      | V/mV | 5, 6           |
| V <sub>O</sub> +     | Output Voltage Swing               | $R_L = 10K\Omega, +V_I = 11V,$<br>- $V_I = -11V, R_S = 10K\Omega$ |                    | 12   |      | V    | 4, 5, 6        |
| V <sub>O</sub> -     | Output Voltage Swing               | $R_L = 10K\Omega, +V_I = -11V,$<br>- $V_I = 11V, R_S = 10K\Omega$ |                    |      | -12  | V    | 4, 5, 6        |

### **AC Parameters**

The following conditions apply, unless otherwise specified.

AC:  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_S = 0\Omega$ 

| Symbol | Parameter              | Conditions          | Notes | Min | Max | Unit | Sub-<br>groups |
|--------|------------------------|---------------------|-------|-----|-----|------|----------------|
| SR+    | Slew Rate              | $V_O = -5V$ to $5V$ |       | 8.0 |     | V/µS | 7              |
| SR-    | Slew Rate              | $V_O = 5V$ to -5V   |       | 8.0 |     | V/µS | 7              |
| GBW    | Gain Bandwidth Product |                     |       | 2.7 |     | MHz  | 7              |

Submit Documentation Feedback

<sup>(1)</sup>  $R_S = 10K\Omega$  @ +125°C. (2) Parameters specified by CMRR test.

Datalog in K = V/mV.



## Space Level Electrical Characteristics (Continued) DC Parameters - Drift Values

The following conditions apply, unless otherwise specified.

DC:  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_S = 0\Omega$  "Delta calculations performed on Space Level devices at Group B Subgroup 5 ONLY"

| Symbol           | Parameter            | Conditions | Notes | Min  | Max | Unit | Sub-<br>groups |
|------------------|----------------------|------------|-------|------|-----|------|----------------|
| $V_{IO}$         | Input Offset Voltage |            |       | -1   | 1   | mV   | 1              |
| +I <sub>IB</sub> | Input Bias Current   |            |       | -0.1 | 0.1 | nA   | 1              |
| -I <sub>IB</sub> | Input Bias Current   |            |       | -0.1 | 0.1 | nA   | 1              |

## LF411-MLS 50k Radiation Electrical Characteristics DC Parameters - Post Radiation Limits<sup>(1)</sup>

The following conditions apply, unless otherwise specified.

DC:  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_S = 0\Omega$  Post Radiation Limits +25°C

| Symbol           | Parameter            | Conditions | Notes | Min       | Max  | Unit | Sub-<br>groups |
|------------------|----------------------|------------|-------|-----------|------|------|----------------|
| I <sub>IO</sub>  | Input Offset Current |            |       | -0.2<br>5 | 0.25 | nA   | 1              |
| I <sub>IB+</sub> | Input Bias Current   |            |       | -1.0      | 1.0  | nA   | 1              |
| I <sub>IB-</sub> | Input Bias Current   |            |       | -1.0      | 1.0  | nA   | 1              |

<sup>(1)</sup> Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the Post Radiation Limits Table. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are ensured only for the conditions as specified in MIL-STD-883, Method 1019

# LF411MWGRLQMLV 100k Radiation Electrical Characteristics — ELDRS Free Only SMD# 5962R1122201

DC Parameters - Post Radiation Limits(1)


The following conditions apply, unless otherwise specified.

DC:  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_S = 0\Omega$  Post Radiation Limits  $+25^{\circ}C$ 

| Symbol           | Parameter            | Conditions | Notes | Min       | Max | Unit | Sub-<br>groups |
|------------------|----------------------|------------|-------|-----------|-----|------|----------------|
| I <sub>IO</sub>  | Input Offset Current |            |       | -1.0      | 1.0 | nA   | 1              |
| I <sub>IB+</sub> | Input Bias Current   |            |       | -0.2<br>0 | 6.0 | nA   | 1              |
| I <sub>IB-</sub> | Input Bias Current   |            |       | -0.2<br>0 | 6.0 | nA   | 1              |


<sup>(1)</sup> Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the Post Radiation Limits Table. These parts may be sensitive in a high dose rate environment. Low dose rate testing has been performed on a wafer-by-wafer basis, per Test Method 1019, Condition D of MIL-STD-883, with no enhanced low dose rate sensitivity (ELDRS).


### **Typical Connection**








### **Typical Performance Characteristics**





















# Typical Performance Characteristics (continued) Output Voltage Swing





















### **Typical Performance Characteristics (continued)**



















# Typical Performance Characteristics (continued) Open Loop Voltage Gain Output Impedance













### **Pulse Response**


 $R_L=2 k\Omega$ ,  $C_L10 pF$ 











TIME (5  $\mu$ s/DIV)

Submit Documentation Feedback



#### **APPLICATION HINTS**

The LF411QML series of internally trimmed JFET input op amps (BI-FET II™) provide very low input offset voltage and ensured input offset voltage drift. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier may be forced to a high state.

The amplifier will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

The LF411QML is biased by a zener reference which allows normal circuit operation on ±4.5V power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF411QML will drive a 2 k $\Omega$  load resistance to ±10V over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.


As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency, a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.




### **Typical Applications**

Figure 24. High Speed Current Booster



PNP=2N2905 NPN=2N2219 unless noted TO-5 heat sinks for Q6-Q7

Figure 25. 10-Bit Linear DAC with No  $V_{OS}$  Adjust




$$\begin{split} &V_{OUT} = -V_{REF} \left(\frac{A1}{2} + \frac{A2}{4} + \frac{A3}{8} + \cdots \frac{A10}{1024}\right) \\ &-10V \leq V_{REF} \leq 10V \\ &0 \leq V_{OUT} \leq -\frac{1023}{1024} V_{REF} \end{split}$$

where  $A_N=1$  if the  $A_N$  digital input is high  $A_N=0$  if the  $A_N$  digital input is low



Figure 26. Single Supply Analog Switch with Buffered Output



**Table 2. Revision History** 

| Date Released | Revision | Section   | Originator                 | Changes  |
|---------------|----------|---|----------------------------|--|
| 10/11/05      | A        | New Release to corporate format   | L. Lytle                   | 1 MDS data sheet was converted into the corporate data sheet format. MDS MNLF411M-X Rev 2A2 will be archived.  |
| 05/07/07      | В        | Features, Ordering Information<br>Table, LF411-MLS Electricals  | L. McGee                   | Added reference to Radiation and Radiation Electricals for LF411-MLS device. Revision A will be archived.  |
| 06/30/11      | С        | Features, Ordering Information<br>Table, LF411-MLS 50k Post<br>Radiation Electricals,<br>LF411MWGRLQMLV Post<br>Radiation Electricals | L. McGee &<br>K.Kruckmeyer | Added LF411MWGRLQMLV to Ordering Info and modified Radiation Electricals to "Radiation" devices. Added 50k and 100k Post Radiation DC parameter tables. Revision B will be archived. |
| 03/26/2013    | С        | All Sections  |                            | Changed layout of National Data Sheet to TI format   |





11-Apr-2013

#### PACKAGING INFORMATION

| Orderable Device | Status | Package Type |         | Pins | _   | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Top-Side Markings   | Samples |
|------------------|--------|--------------|---------|------|-----|----------|------------------|---------------|--------------|---|---------|
|                  | (1)    |              | Drawing |      | Qty | (2)      |                  | (3)           |              | (4)   |         |
| 5962R1122201VZA  | ACTIVE | CFP          | NAC     | 10   | 54  | TBD      | Call TI          | Call TI       | -55 to 125   | LF411MWG<br>RLQMLV Q<br>5962R11222<br>01VZA ACO<br>01VZA >T | Samples |
| LF411MWGRLQMLV   | ACTIVE | CFP          | NAC     | 10   | 54  | TBD      | Call TI          | Call TI       | -55 to 125   | LF411MWG<br>RLQMLV Q<br>5962R11222<br>01VZA ACO<br>01VZA >T | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.



### **PACKAGE OPTION ADDENDUM**

11-Apr-2013

| In no event shall TI's liability a | arising out of such in | nformation exceed the total r | ourchase price of the TI | part(s) at issue in this of | document sold by TI | to Customer on an annual basis. |
|------------------------------------|------------------------|-------------------------------|--------------------------|-----------------------------|---------------------|---------------------------------|
|                                    |                        |                               |                          |                             |                     |                                 |





#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>