

www.ti.com

SNOSAP7F - AUGUST 2005-REVISED APRIL 2013

# LMP8272 High Common Mode, Gain of 14, Precision Voltage Difference Amplifier

Check for Samples: LMP8272

### **FEATURES**

Typical Values, T<sub>A</sub> = 25°C

Input Offset Voltage: ±1 mV Max

TCV<sub>OS</sub>: ±15 μV/°C Max

CMRR: 80 dB Min

Output Voltage Swing: Rail-to-Rail

Bandwidth: 80 kHz

• Operating Temperature Range (Ambient):

-40°C to 125°C

Supply Voltage: 4.75V to 5.5V

Supply Current: 1 mA

### **APPLICATIONS**

- Fuel Injection Control
- High and Low Side Driver Configuration Current Sensing
- Power Management Systems

# TYPICAL APPLICATION

### **DESCRIPTION**

The LMP8272 is a fixed gain differential amplifier with a −2V to 16V input common mode voltage range and a supply voltage range of 4.75V to 5.5V. The LMP8272 is part of the LMP™ precision amplifier family which will detect, amplify, and filter small differential signals in the presence of high common mode voltages. The gain is fixed at 14 and is adequate to drive an ADC to full scale in most cases. This fixed gain is achieved in two separate stages, a pre-amplifier with gain of +7 and a second stage amplifier with a gain of +2. The internal signal path between these two stages is brought out on two pins that provide a connection for a filter network.

The LMP8272 will function over an extended common mode input voltage range making the device suitable for applications with load dump events such as automotive systems.




Figure 1. Low Side Current Sensing

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LMP is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

TEXAS INSTRUMENTS

SNOSAP7F - AUGUST 2005-REVISED APRIL 2013

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **ABSOLUTE MAXIMUM RATINGS (1)(2)**

| ESD Tolerance (3)                     | Human Body Model                   | For input pins only | ±4000V          |  |
|---------------------------------------|------------------------------------|---------------------|-----------------|--|
|                                       |                                    | For All other pins  | ±2000V          |  |
|                                       | Machine Model                      | 200V                |                 |  |
| Supply Voltage (V <sub>S</sub> - GND) |                                    |                     | 5.75V           |  |
| Common Mode Voltage on +IN and -IN    | Transient (400 ms)                 |                     | -7V to 45V      |  |
| Storage Temperature Range             |                                    |                     | -65°C to +150°C |  |
| Junction Temperature (4)              |                                    |                     | +150°C max      |  |
| Soldering Information                 | Infrared or Convection (20 sec)    |                     | 235°C           |  |
|                                       | Wave Soldering Lead Temp. (10 sec) |                     | 260°C           |  |

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics Tables.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Human Body Model is 1.5 k $\Omega$  in series with 100 pF. Machine Model is  $0\Omega$  in series with 200 pF.
- (4) The maximum power dissipation is a function of T<sub>J(MAX)</sub>, θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub> = (T<sub>J(MAX)</sub> T<sub>A</sub>)/θ<sub>JA</sub>. All numbers apply for packages soldered directly onto a PC board.

### OPERATING RATINGS (1)

| Temperature Range  |            |                 |
|--|------------|-----------------|
| Packaged Devices (2)   |            | −40°C to +125°C |
| Supply Voltage (V <sub>S</sub> – GND)                        |            | 4.75V to 5.5V   |
| Package Thermal Resistance (θ <sub>JA</sub> <sup>(2)</sup> ) | 8-Pin SOIC | 190°C/W         |

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics Tables.

(2) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.

www.ti.com

SNOSAP7F - AUGUST 2005-REVISED APRIL 2013

# **5V ELECTRICAL CHARACTERISTICS (1)**

Unless otherwise specified, all limits are specified for  $T_A = 25$ °C,  $V_S = 5$ V, GND = 0, -2V  $\leq V_{CM} \leq 16$ V,  $R_L = 0$ Pen. **Boldface** limits apply at the temperature extremes.

| Symbol               | Parameter                          | Condit  | ions                           | Min   | Typ <sup>(2)</sup> | Max               | Units              |
|----------------------|------------------------------------|---|--------------------------------|-------|--------------------|-------------------|--------------------|
| Vos                  | Input Offset Voltage               | $V_{CM} = V_{S}/2^{(3)}$  |                                |       | ±0.25              | ±1.0              | mV                 |
| TC V <sub>OS</sub>   | Input Offset Voltage Drift         | $V_{CM} = V_S/2$  | 25°C ≤ T <sub>A</sub> ≤ 125°C  |       | ±6                 | ±15               | — uV/°C            |
|                      |                                    |   | $-40$ °C $\leq T_A \leq 25$ °C |       | ±6                 | ±20               |                    |
| A2 I <sub>B</sub>    | Input Bias Current of A2           | See (4)   |                                |       |                    | ±20               | nA                 |
| I <sub>S</sub>       | Supply Current                     |   |                                |       | 1.0                | 1.2<br><b>1.4</b> | mA                 |
| R <sub>CM</sub>      | Input Impedance Common Mode        |   |                                | 160   | 200                | 240               | kΩ                 |
| $R_{DM}$             | Input Impedance Differential Mode  |   |                                | 320   | 400                | 480               | kΩ                 |
| CMVR                 | Input Common-Mode Voltage Range    | Continuous  |                                | -2    |                    | +16               | V                  |
| DC                   | DC Common Mode Rejection Ratio     | $0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$ | $-2V \le V_{CM} \le 16V$       | 80    | 97                 |                   | dB                 |
| CMRR                 |                                    | $-40$ °C $\leq T_A \leq 0$ °C                                       | $-2V \le V_{CM} \le 16V$       | 77    |                    |                   |                    |
| AC                   | AC Common Mode Rejection Ratio (5) | -2V ≤ V <sub>CM</sub> ≤ 16V   | f = 1 kHz                      | 80    | 95                 |                   | dB                 |
| CMRR                 |                                    |   | f = 10 kHz                     |       | 78                 |                   |                    |
| PSRR                 | Power Supply Rejection Ratio       | 4.75V ≤ V <sub>S</sub> ≤ 5.5V                                       |                                | 70    | 80                 |                   | dB                 |
| R <sub>F-INT</sub>   | Filter Resistor                    |   |                                | 97    | 100                | 103               | kΩ                 |
| TCR <sub>F-INT</sub> | Filter Resistor Drift              |   |                                |       | 20                 |                   | ppm/°C             |
| A <sub>V</sub>       | Total Gain                         |   |                                | 13.86 | 14                 | 14.14             | V/V                |
|                      | Gain Drift                         |   |                                |       | ±2                 | ±25               | ppm/°C             |
| A <sub>V1</sub>      | A1 Gain                            |   |                                | 6.93  | 7                  | 7.07              | V/V                |
| A <sub>V2</sub>      | A2 Gain                            |   |                                | 1.98  | 2                  | 2.02              | V/V                |
| A1 V <sub>OUT</sub>  | A1 Output Voltage Swing            |   | VOL                            |       | 0.004              | 0.01              | V                  |
|                      |                                    |   | VOH                            | 4.80  | 4.95               |                   | V                  |
| A2 V <sub>OUT</sub>  | A2 Output Voltage Swing (6)(7)     | $R_L = 100 \text{ k}\Omega$ on Output                               | VOL                            |       | 0.007              | 0.02              | V                  |
|                      |                                    |   | VOH                            | 4.80  | 4.99               |                   |                    |
|                      |                                    | $R_L = 10 \text{ k}\Omega$ on Output                                | VOL                            |       | 0.003              |                   | V                  |
|                      |                                    |   | VOH                            |       | 4.95               |                   | V                  |
| SR                   | Slew Rate (8)                      |   |                                |       | 0.7                |                   | V/µs               |
| BW                   | Bandwidth                          |   |                                |       | 80                 |                   | kHz                |
| Noise                | 0.1 Hz to 10 Hz                    |   |                                |       | 3.82               |                   | $\mu V_{PP}$       |
|                      | Spectral Density                   | f = 1 kHz   |                                |       | 486                |                   | nV/√ <del>Hz</del> |

<sup>(1)</sup> Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.

Typical values represent the parametric norm at the time of characterization.

The V<sub>OS</sub> maximum limit indicated does not include effect of lifetime drift, see APPLICATION NOTE. Positive current corresponds to current flowing into the device.

AC Common Mode Signal is a 16  $V_{PP}$  sine-wave (0V to 16V) at the given frequency. For VOL,  $R_L$  is connected to  $V_S$  and for VOH,  $R_L$  is connected to GND. (<del>5</del>)

For this test input is driven from A1 stage.

Slew rate is the average of the rising and falling slew rates.



# **CONNECTION DIAGRAM**




Figure 2. 8-Pin SOIC (Top View) See D Package



### TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise specified:  $T_A = 25$ °C,  $V_S = 5$ V,  $V_{CM} = V_S/2$ 




Figure 3.

### Input Bias Current Over Temperature (A1 Inputs)





Figure 5.

### Input Bias Current Over Temperature (A2 Inputs)






Figure 4.

### Input Bias Current Over Temperature (A2 Inputs)




Figure 6.

### Input Referred Voltage Noise vs. Frequency




Figure 8.



-40℃

5.5

# **TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

Unless otherwise specified:  $T_A = 25^{\circ}C$ ,  $V_S = 5V$ ,  $V_{CM} = V_S/2$ 





Figure 9.



125℃

8.0

V<sub>OS</sub> vs. Supply Voltage






Figure 11.








Figure 14.

INSTRUMENTS

# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Unless otherwise specified:  $T_A = 25^{\circ}C$ ,  $V_S = 5V$ ,  $V_{CM} = V_S/2$ 




Figure 15.




Figure 16.






Figure 17.



Output Voltage vs. R<sub>L</sub> to GND







Figure 20.



#### APPLICATION NOTE

### LMP8272

The LMP8272 is a single supply amplifier with a fixed gain of 14 and a common mode voltage range of −2V to 16V. The fixed gain is achieved in two separate stages, a preamplifier with gain of +7 and a second stage amplifier with gain of +2. A block diagram of the LMP8272 is shown in Figure 21.



**Figure 21. LMP8272** 

The overall offset of the LMP8272 is minimized by trimming amplifier A1. This is done so that the output referred offset of A1 cancels the input referred offset of A2 or  $7V_{OS1} = -V_{OS2}$ .

Because of this offset voltage relationship, the offset of each individual amplifier stage may be more than the limit specified for the overall system in the datasheet tables. Care must be given when pin 3 and 4, A1 and A2, are connected to each other. If the signal going from A1 to A2 is amplified or attenuated (by use of amplifiers and resistors), the overall LMP8272 offset will be affected as a result. Filtering the signal between A1 and A2 or simply connecting the two pins will not change the offset of the LMP8272.

Referencing the input referred offset voltages of each stage, the following relationship holds:

$$\frac{(7V_{OS1}) + (V_{OS2})}{7} = V_{OS} \text{ (LMP8272)}$$
(1)

If the signal on pin 3 is scaled, attenuated or amplified, by a factor **X**, then the offset of the overall system will become:

$$\frac{(7V_{OS1}) \times (X) + (V_{OS2})}{7 (X)} = V_{OS} (LMP8272)$$
(2)

### LIFETIME DRIFT

Input Offset Voltage is an electrical parameter which may drift over time. This drift, known as life time drift, is very common in operational amplifiers; however, its effect is more evident in precision amplifiers. This is due to the very low Input Offset Voltage specifications in these amplifiers.

Numerous reliability tests have been performed to characterize this drift for the LMP827X family of products. Prior to each long term reliability test the Input Offset Voltage of LMP827X was measured at room temperature. The LMP827X was then subjected to a preconditioning sequence consisting of a 16 hour bake at 125°C; an unbiased 168 hour Temperature Humidity Storage Test, THST, at 85°C and 85% humidity; four passes of infrared reflow with a maximum temperature of 260°C; and finally one hundred 30 min Temperature Cycles, TMCL, between -65°C and 150°C (15 min at each temperature).

Submit Documentation Feedback

**ISTRUMENTS** 

www.ti.com

The long term reliability tests include Operating Life Time, OPL, performed at 150°C for an extended period of time; Temperature Humidity Bias Testing, THBT, at 85°C and 85% humidity for an extended period of time; and repeated cycles of TMCL.

The Offset Voltage was measured again after each reliability test at room temperature. The Offset Voltage Drift is the difference between the initial measurement, before preconditioning, and the later measurement, post preconditioning and reliability test.

Figure 22 shows the offset voltage drift after preconditioning and 1000 hours of OPL




Figure 22. OPL Drift Hisogram

Figure 23 shows the offset voltage drift after preconditioning and 1000 hours of THBT




Figure 23. THBT Drift Histogram

Product Folder Links: LMP8272

Copyright © 2005-2013, Texas Instruments Incorporated

Figure 24 shows the offset voltage drift after preconditioning and a total of 1000 TMCL cycles




Figure 24. TMCL Drift Histogram

### **POWER SUPPLY DECOUPLING**

In order to decouple the LMP8272 from AC noise on the power supply, it is recommended to use a 0.1  $\mu$ F on the supply pin. It is best to use a 0.1  $\mu$ F capacitor in parallel with a 10  $\mu$ F capacitor. This will generate an AC path to ground for most frequency ranges and will greatly reduce the noise introduced by the power supply.

### **CURRENT LOOP RECEIVER**

Many types of process control instrumentation use 4 to 20 mA transmitters to transmit the sensor's analog value to a central control room. The LMP8272 can be used as a current loop receiver as shown in Figure 25.




Figure 25. Current Loop Receiver

### **HIGH SIDE CURRENT SENSING**

High side current measurement requires a differential amplifier with gain. Here the DC voltage source represents a common mode voltage with the +IN input at the supply voltage and the -IN input very close to the supply voltage. The LMP8272 can be used with a common mode voltage, V<sub>DC</sub> in this case, of up to 16V.

www.ti.com

The LMP8272 can be used for high side current sensing. The large common mode voltage range of this device allows it to sense signals outside of its supply voltage range. Also, the LMP8272 has very high CMRR, which enables it to sense very small signals in presence of larger common mode signals. The system in Figure 26 couples these two characteristics of the LMP8272 in an automotive application. The signal through  $R_{\rm S1}$  is detected and amplified by LMP8272 in the presence of a common mode signal of up to 16V with highest accuracy.




Figure 26. High Side Current Sensing

### LOW SIDE CURRENT SENSING

Low side current measurements can cause a problem for operational amplifiers by exceeding the negative common mode voltage limit of the device. In Figure 27, the load current is returning to the power source through a common connection that has a parasitic resistance. The voltage drop across the parasitic resistances can cause the ground connection of the measurement circuits to be at a positive voltage with respect to the common side of the sense resistor. This will result in one or both of the inputs being negative with respect to the circuit's ground. The LMP8272 has a wide extended input common mode voltage range of -2V to 16V and will function in this condition.




Figure 27. Low Side Current Sensing



### SECOND ORDER LOW-PASS FILTER

The LMP8272 can be effectively used to build a second order Sallen-Key low pass filter. The general filter is shown in Figure 28.




Figure 28. Second Order Low-Pass Filter

With the general transfer function:

$$\frac{V_{O}}{V_{IN}} = \frac{K}{M - KN}$$

where

$$M = s^{2}C_{1}C_{2}R_{1}R_{2} + s(R_{1}C_{1}+R_{1}C_{2}+C_{1}R_{2}) + 1$$

$$N = sC_{2}R_{1}$$

and

$$\frac{1}{K} = \frac{1}{A_{VOL}} + \frac{R_3}{R_3 + R_4} \tag{3}$$

K represents the sum of DC closed loop gain and the non-ideality behavior of the operational amplifier. Assuming ideal behavior, the equation for K reduces simply to DC gain, which is set to +2 for the LMP8272.

The LMP8272 can be used to realize this configuration as shown in Figure 29:




Figure 29. Low-Pass Filter With LMP8272

Submit Documentation Feedback



Using Equation 3, the filter parameters can be calculated as follows:

$$\omega_o = \frac{1}{\sqrt{R_1 R_2 C_1 C_2}}$$

**ISTRUMENTS** 

$$f_c = \frac{1}{2\pi \sqrt{R_1 R_2 C_1 C_2}}$$

$$Q = \frac{\sqrt{R_1 R_2 C_1 C_2}}{R_1 C_1 + R_2 C_1 + (1 - K) R_1 C_2}$$
(4)

for the LMP8270,  $R_1$  = 100 k $\Omega$ . Setting  $R_1$  =  $R_2$  and  $C_1$  =  $C_2$  results in a low-pass filter with Q = 1. Since values of resistors are predetermined, the corner frequency of this implementation of the filter depends on the capacitor values.

### **GAINS OTHER THAN 14**

The LMP8272 has an internal gain of +14; however, this gain can be modified. The signal path between the two amplifiers is available as external pins.

### **GAINS LESS THAN 14**

Figure 30 shows the configuration used to reduce the LMP8272 gain.




Figure 30. Gains Less Than 14

Where:

GAIN (NEW) = 
$$\frac{14 \text{ R}_{\text{G}}}{\text{R}_{\text{G}} + 100 \text{ k}\Omega}$$
 (5)

and

$$R_{G} = (100 \text{ k}\Omega) \frac{\text{GAIN (NEW)}}{14 - \text{GAIN (NEW)}}$$
(6)

Copyright © 2005–2013, Texas Instruments Incorporated

SNOSAP7F - AUGUST 2005-REVISED APRIL 2013



#### **GAINS GREATER THAN 14**

A higher gain can be achieved by using positive feedback on the second stage amplifier, A2, of LMP8272. Figure 31 shows the configuration.




Figure 31. Gains Greater than 14

The total gain is given by:

$$GAIN (NEW) = \frac{14 R_G}{R_G - 100 k\Omega}$$
(7)

Which can be rearranged to calculate R<sub>G</sub>:

$$R_G = (100 \text{ k}\Omega) \frac{\text{GAIN (NEW)}}{\text{GAIN (NEW)} - 14}$$
 . (8)

The inverting gain of the second amplifier is set at 2, giving a total system gain of 14. The non-inverting gain which is achieved through positive feedback can be less than or equal to this gain without any issues. This implies a total system gain of 28 or less is easily achievable. Once the positive gain surpasses the negative gain, the system might oscillate.

As the value of gain resistor,  $R_G$ , approaches that of the internal 100 k $\Omega$  resistor, maintaining gain accuracy will become more challenging. This is because Gain (new) is inversely proportional to ( $R_G$ -100 k $\Omega$ ), see Equation 7. As  $R_G \to 100$  k $\Omega$ , the denominator of Equation 7 gets smaller. This smaller value will be comparable to the tolerance of the 100 k $\Omega$  resistor and  $R_G$  and hence the gain will be dominated by accuracy level of these resistors and the gain tolerance will be determined by the tolerance of the external resistor used for  $R_G$  and the 3% tolerance of the internal 100 k $\Omega$  resistor.

Submit Documentation Feedback





LMP8272

www.ti.com

SNOSAP7F -AUGUST 2005-REVISED APRIL 2013

# **REVISION HISTORY**

| Changes from Revision E (April 2013) to Revision F |  |   | Page |  |
|--|--|---|------|--|
| •  | Changed layout of National Data Sheet to TI format | 1 | 4    |  |

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>