OBSOLETE



LM555JAN

SNOSAQ8C - AUGUST 2005-REVISED APRIL 2013

LM555JAN Timer

Check for Samples: LM555JAN

FEATURES

www.ti.com

- Direct Replacement for SE555/NE555 ٠
- **Timing from Microseconds Through Hours**
- **Operates in both Astable and Monostable** • Modes
- **Adjustable Duty Cycle**
- Output can Source or Sink 200 mA
- **Output and Supply TTL Compatible**
- Temperature Stability Better than 0.005% per °C
- Normally On and Normally Off Output

APPLICATIONS

- **Precision Timing** •
- **Pulse Generation**
- Sequential Timing •
- **Time Delay Generation** •
- **Pulse Width Modulation**
- **Pulse Position Modulation**
- **Linear Ramp Generator**

DESCRIPTION

The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and duty cycle are accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output circuit can source or sink up to 200mA or drive TTL circuits.

Connection Diagram







Figure 2. 8-Pin SDIP - Top View See NEV0008A Package



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

LM555JAN

SNOSAQ8C - AUGUST 2005 - REVISED APRIL 2013

www.ti.com

NSTRUMENTS

Texas

Schematic Diagram





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



SNOSAQ8C - AUGUST 2005-REVISED APRIL 2013

www.ti.com

Absolute Maximum Ratings⁽¹⁾

Supply Voltage	+18V		
Discharge Current	+200mA		
Output Sink Current			+200mA
Output Source Current			-200mA
Power Dissipation ⁽²⁾	SDIP		300mW @ +125°C
	CDIP		370mW @ +125°C
Operating Temperature Range	−55°C ≤ T _A ≤ +125°C		
Maximum Junction Temperature (T _{Jma}	+175°C		
Storage Temperature Range	−65°C ≤ T_A ≤ +150°C		
Soldering Information (Soldering 10 Se	300°C		
Thermal Resistance	θ _{JA}	CDIP Still Air	123°C/W
		CDIP 500LF / Min Air Flow	69°C/W
		SDIP Still Air	171°C/W
	92°C/W		
	CDIP	18°C/W	
	SDIP	41°C/W	
ESD Tolerance ⁽³⁾			1KV

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any (2) temperature is P_{Dmax} = (T_{Jmax} - T_A)/θ_{JA} or the number given in the Absolute Maximum Ratings, whichever is lower.
Human body model, 1.5KΩ in series with 100pF.

Recommended Operating Conditions

Supply Voltage Range	+4.5V to +16V _{DC}
·	·

Table 1. Quality Conformance InspectionMil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp °C
1	Static tests at	25
2	Static tests at	125
3	Static tests at	-55
4	Dynamic tests at	25
5	Dynamic tests at	125
6	Dynamic tests at	-55
7	Functional tests at	25
8A	Functional tests at	125
8B	Functional tests at	-55
9	Switching tests at	25
10	Switching tests at	125
11	Switching tests at	-55
12	Settling time at	25
13	Settling time at	125
14	Settling time at	-55

LM555JAN

ÈXAS NSTRUMENTS

SNOSAQ8C-AUGUST 2005-REVISED APRIL 2013

www.ti.com

Electrical Characteristics DC Parameters

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
I _{CC}	Power Supply Current	$V_{CC} = 4.5V$			5.0	mA	1, 2, 3
		$V_{CC} = 16.5V$			20	mA	1, 2, 3
V _{Trig}	Trigger Voltage	$V_{CC} = 4.5V$		1.3	1.8	V	1
				1.3	2.1	V	2
				1.15	1.8	V	3
		$V_{CC} = 16.5V$		5.2	5.8	V	1
				5.2	6.1	V	2
				5.0	5.8	V	3
I _{Trig}	Trigger Current	V _{CC} = 16.5V		-5.0		μA	1, 2, 3
V _{Th}	Threshold Voltage	$V_{CC} = 4.5V$		2.7	3.3	V	1
				2.6	3.4	V	2, 3
		$V_{CC} = 16.5V$		10.7	11.3	V	1
				10.6	11.4	V	2, 3
I _{Th}	Threshold Current	V _{CC} = 16.5V			250	nA	1, 2
					2,50 0	nA	3
V _{OL}	Logical "0" Output Voltage	$V_{CC} = 4.5V$, $I_{Sink} = 5mA$			0.25	V	1
					0.35	V	2, 3
		V _{CC} = 4.5V, I _{Sink} = 50mA			2.2	V	1, 2
					2.6	V	3
		V_{CC} = 16.5V, I_{Sink} = 10mA			0.15	V	1, 3
					0.25	V	2
		V_{CC} = 16.5V, I_{Sink} = 50mA			0.5	V	1, 3
					0.7	V	2
		$V_{CC} = 16.5V, I_{Sink} = 100mA$			2.2	V	1
					2.8	V	2, 3
V _{OH}	Logical "1" Output Voltage	V_{CC} = 4.5V, I_{Source} = -100mA		2.6		V	1, 2
				2.2		V	3
		V_{CC} = 16.5V, I_{Source} = -100mA		14.6		V	1, 2
				14		V	3
I _{CEX}	Discharge Transistor Leakage	$V_{CC} = 16.5V$			100	nA	1, 3
	Current				3,00 0	nA	2
V _{Sat}	Discharge Transistor Saturation	V _{CC} = 16.5V			0.8	V	1, 3
	Voltage				1.0	V	2
V _R	Reset Voltage	$V_{CC} = 16.5V$	See ⁽¹⁾⁽²⁾	0.1	1.3	V	1, 2, 3
I _R	Reset Current	V _{CC} = 16.5V		-1.6		mA	1, 2, 3

Parameter tested go-no-go, only.
Datalog reading of 0.7V will reflect the Reset Voltage levels passing and a reading of 0.5V or 1.5V reflects the Reset voltage levels failing the low level or high level respectfully.

Electrical Characteristics AC Parameters

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
t _{PLH}	Propagation Delay Time	$V_{CC} = 4.5V$			800	nS	9, 11
					900	nS	10
		V _{CC} = 16.5V			800	nS	9, 11
					900	nS	10
t _{PHL}	Propagation Delay Time	$V_{CC} = 4.5V$			12	μS	9, 10, 11
		V _{CC} = 16.5V			12	μS	9, 10, 11
t _{TLH}	Transition Time	$V_{CC} = 4.5V$			300	nS	9, 10, 11
		V _{CC} = 16.5V			300	nS	9, 10, 11
t _{THL}	Transition Time	$V_{CC} = 4.5V$			300	nS	9, 10, 11
		V _{CC} = 16.5V			300	nS	9, 10, 11
t _{DOH}	Time Delay Output High $R_T = 1K\Omega$	$V_{CC} = 4.5V$		106. 7	113. 3	μS	9, 10, 11
		V _{CC} = 16.5V		106. 7	113. 3	μS	9, 10, 11
	Time Delay Output High $R_T = 100K\Omega$	$V_{CC} = 4.5V$		10.6 7	11.3 3	mS	9, 10, 11
		V _{CC} = 16.5V		10.6 7	11.3 3	mS	9, 10, 11
Δt_D / ΔV_{CC}	Drift In Time Delay	$\Delta V_{CC} = 12,$ V _{CC} = 4.5V to 16.5V	See ⁽¹⁾	-220	220	nS/V	9
$\Delta t_D / \Delta T$	Temperature Coefficient of Time Delay	V _{CC} = 16.5V		-11	11	nS/°C	10, 11
t _{Ch}	Capacitor Charge Time	$V_{CC} = 4.5V$		120	156	μS	9, 10, 11
	$R_{T} = 1K\Omega$	V _{CC} = 16.5V		120	156	μS	9, 10, 11
	Capacitor Charge Time	$V_{CC} = 4.5V$		11.3	15	mS	9, 10, 11
	$R_{T} = 100 K\Omega$	V _{CC} = 16.5V		11.3	15	mS	9, 10, 11
t _{Dis}	Capacitor Discharge Time	$V_{CC} = 4.5V$		57.5	80	μS	9, 10, 11
	$R_{T} = 1K\Omega$	V _{CC} = 16.5V		57.5	80	μS	9, 10, 11
	Capacitor Discharge Time	$V_{CC} = 4.5V$		5.4	7.7	mS	9, 10, 11
	R _T = 100KΩ	V _{CC} = 16.5V		5.4	7.7	mS	9, 10, 11
Δt_{Ch} / ΔV_{CC}	Drift In Capacitor Charge Time	$\Delta V_{CC} = 12,$ V _{CC} = 4.5V to 16.5V		-820	820	nS/V	9
Δt_{Ch} / ΔT	Temperature Coefficient Capacitor Charge Time	V _{CC} = 16.5V	See ⁽¹⁾	-68	68	nS/°C	10, 11
t _{Res}	Reset Time	V _{CC} = 16.5V			1.5	μS	9, 11
					2.0	μS	10

OBSOLETE

(1) Calculated parameter.

TEXAS INSTRUMENTS

www.ti.com

SNOSAQ8C - AUGUST 2005 - REVISED APRIL 2013

Electrical Characteristics DC Drift Parameters

Delta calculations performed on JAN S devices at Group B, Subgroup 5, only.

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
V _{Trig}	Trigger Voltage	V _{CC} = 16.5V		-0.05	0.05	V	1
V _{Th}	Threshold Voltage	V _{CC} = 16.5V		-0.05	0.05	V	1
V _{OL}	Logical "0" Output Voltage	$V_{CC} = 16.5V, I_{Sink} = 10mA$		-0.05	0.05	V	1
I _{CEX}	Discharge Transistor Leakage Current	V _{CC} = 16.5V		-50	50	nA	1













LM555JAN



SNOSAQ8C - AUGUST 2005 - REVISED APRIL 2013





OBSOLETE

www.ti.com

SNOSAQ8C - AUGUST 2005-REVISED APRIL 2013

APPLICATIONS INFORMATION

MONOSTABLE OPERATION

In this mode of operation, the timer functions as a one-shot (Figure 13). The external capacitor is initially held discharged by a transistor inside the timer. Upon application of a negative trigger pulse of less than $1/3 V_{CC}$ to pin 2, the flip-flop is set which both releases the short circuit across the capacitor and drives the output high.

Figure 13. Monostable

The voltage across the capacitor then increases exponentially for a period of $t = 1.1 R_A C$, at the end of which time the voltage equals 2/3 V_{CC}. The comparator then resets the flip-flop which in turn discharges the capacitor and drives the output to its low state. Figure 14 shows the waveforms generated in this mode of operation. Since the charge and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply.

							Ц
++++	 		 		****	++++	++++
		1					
		/		/			1

 $\begin{array}{ll} V_{CC} = 5V & \mbox{Top Trace: Input 5V/Div.} \\ TIME = 0.1 \mbox{ ms/DIV.} & \mbox{Middle Trace: Output 5V/Div.} \\ R_A = 9.1 \mbox{k}\Omega & \mbox{Bottom Trace: Capacitor Voltage 2V/Div.} \\ C = 0.01 \mbox{\mu F} \end{array}$

Figure 14. Monostable Waveforms

During the timing cycle when the output is high, the further application of a trigger pulse will not effect the circuit so long as the trigger input is returned high at least 10µs before the end of the timing interval. However the circuit can be reset during this time by the application of a negative pulse to the reset terminal (pin 4). The output will then remain in the low state until a trigger pulse is again applied.

When the reset function is not in use, it is recommended that it be connected to V_{CC} to avoid any possibility of false triggering.

Figure 15 is a nomograph for easy determination of R, C values for various time delays.

NOTE: In monostable operation, the trigger should be driven high before the end of timing cycle.

Figure 15. Time Delay

ASTABLE OPERATION

If the circuit is connected as shown in Figure 16 (pins 2 and 6 connected) it will trigger itself and free run as a multivibrator. The external capacitor charges through $R_A + R_B$ and discharges through R_B . Thus the duty cycle may be precisely set by the ratio of these two resistors.

Figure 16. Astable

In this mode of operation, the capacitor charges and discharges between 1/3 V_{CC} and 2/3 V_{CC} . As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.

Figure 17 shows the waveforms generated in this mode of operation.

 $V_{CC} = 5V$ TIME = 20µs/DIV. R_A = 3.9kΩ R_B = 3kΩ C = 0.01µF

Top Trace: Output 5V/Div. Bottom Trace: Capacitor Voltage 1V/Div.

Figure 17. Astable Waveforms

SNOSAQ8C - AUGUST 2005-REVISED APRIL 2013

The charge time (output high) is given by: $t_1 = 0.693 (R_A + R_B) C$	(1)
And the discharge time (output low) by:	(0)
$t_2 = 0.693$ (R _B) C Thus the total period is:	(2)
$T = t_1 + t_2 = 0.693 (R_A + 2R_B) C$	(3)
The frequency of oscillation is:	
$f = \frac{1}{T} = \frac{1}{(R_A + 2R_B)C}$	(4)

Figure 18 may be used for quick determination of these RC values.

The duty cycle is:

$$\mathsf{D} = \frac{\mathsf{R}_{\mathsf{B}}}{\mathsf{R}_{\mathsf{A}} + 2\mathsf{R}_{\mathsf{B}}}$$

(5)

Figure 18. Free Running Frequency

FREQUENCY DIVIDER

The monostable circuit of Figure 13 can be used as a frequency divider by adjusting the length of the timing cycle. Figure 19 shows the waveforms generated in a divide by three circuit.

 $\begin{array}{ll} V_{CC}=5V & \mbox{Top Trace: Input 4V/Div.} \\ TIME=20 \mu s/DIV. & \mbox{Middle Trace: Output 2V/Div.} \\ R_A=9.1 k\Omega & \mbox{Bottom Trace: Capacitor 2V/Div.} \\ C=0.01 \mu F \end{array}$

PULSE WIDTH MODULATOR

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to pin 5. Figure 20 shows the circuit, and in Figure 21 are some waveform examples.

 $\begin{array}{ll} V_{CC}=5V & \mbox{Top Trace: Modulation 1V/Div.}\\ TIME=0.2\mbox{ ms/DIV.} & \mbox{Bottom Trace: Output Voltage 2V/Div.}\\ R_A=9.1k\Omega \\ C=0.01 \mu F \end{array}$

PULSE POSITION MODULATOR

This application uses the timer connected for astable operation, as in Figure 22, with a modulating signal again applied to the control voltage terminal. The pulse position varies with the modulating signal, since the threshold voltage and hence the time delay is varied. Figure 23 shows the waveforms generated for a triangle wave modulation signal.

Figure 22. Pulse Position Modulator

$$\label{eq:V_CC} \begin{split} &V_{CC}=5V\\ &TIME=0.1\mbox{ ms/DIV}.\\ &R_A=3.9k\Omega\\ &R_B=3k\Omega\\ &C=0.01\mu F \end{split}$$

LINEAR RAMP

When the pull-up resistor, R_A , in the monostable circuit is replaced by a constant current source, a linear ramp is generated. Figure 24 shows a circuit configuration that will perform this function.

Figure 24.

Figure 25 shows waveforms generated by the linear ramp.

The time interval is given by:

$T = \frac{2/3 V_{CC} R_E (R_1 + R_2) C}{2}$	
$R_1 V_{CC} - V_{BE} (R_1 + R_2)$	
$V_{BE}\cong0.6V$	(6)
$V_{BE} \simeq 0.6 V$	(7)

TEXAS INSTRUMENTS

www.ti.com

 $\begin{array}{ll} V_{CC}=5V & \mbox{Top Trace: Input 3V/Div.} \\ TIME=20\mu s/DIV. & \mbox{Middle Trace: Output 5V/Div.} \\ R_1=47k\Omega & \mbox{Bottom Trace: Capacitor Voltage 1V/Div.} \\ R_2=100k\Omega \\ R_E=2.7 \ k\Omega \\ C=0.01 \ \mu F \end{array}$

Figure 25. Linear Ramp

50% DUTY CYCLE OSCILLATOR

For a 50% duty cycle, the resistors R_A and R_B may be connected as in Figure 26. The time period for the output high is the same as previous, $t_1 = 0.693 R_A C$. For the output low it is $t_2 =$

$$\left[(\mathsf{R}_{\mathsf{A}} \,\mathsf{R}_{\mathsf{B}})/(\mathsf{R}_{\mathsf{A}} + \mathsf{R}_{\mathsf{B}}) \right] \mathsf{C} \, \ell n \left[\frac{\mathsf{R}_{\mathsf{B}} - 2\mathsf{R}_{\mathsf{A}}}{2\mathsf{R}_{\mathsf{B}} - \mathsf{R}_{\mathsf{A}}} \right]$$

Thus the frequency of oscillation is

$$f = \frac{1}{t_1 + t_2}$$

OUTPUT 0 3 5 0.01µF

Figure 26. 50% Duty Cycle Oscillator

Note that this circuit will not oscillate if R_B is greater than 1/2 R_A because the junction of R_A and R_B cannot bring pin 2 down to 1/3 V_{CC} and trigger the lower comparator.

ADDITIONAL INFORMATION

Adequate power supply bypassing is necessary to protect associated circuitry. Minimum recommended is 0.1μ F in parallel with 1μ F electrolytic.

Lower comparator storage time can be as long as 10µs when pin 2 is driven fully to ground for triggering. This limits the monostable pulse width to 10µs minimum.

Delay time reset to output is 0.47µs typical. Minimum reset pulse width must be 0.3µs, typical.

Pin 7 current switches within 30ns of the output (pin 3) voltage.

(8)

SNOSAQ8C - AUGUST 2005-REVISED APRIL 2013

www.ti.com

Table 2. Revision History

Date Released	Revision	Section	Changes
08/04/05	A	New Release to corporate format	1 MDS datasheet converted into corporate format. MJLM555-X Rev 1A0 to be archived
07/25/06	В	Applications Information, page 8	Correct a typo in the paragraph after figure 1 (change the word internal to interval) to reflect same change made to Commercial data sheet. Revision A will be Archived.
09/27/2010	С	Obsolete Data Sheet	End Of Life on Product/NSID Sept. 1998
04/11/2013	С		Changed layout of National Data Sheet to TI format.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconr	nectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated