LMC835

LMC835 Digital Controlled Graphic Equalizer



Literature Number: SNOSBP5

National Semiconductor

LMC835 Digital Controlled Graphic Equalizer

General Description

The LMC835 is a monolithic, digitally-controlled graphic equalizer CMOS LSI for Hi-Fi audio. The LMC835 consists of a Logic section and a Signal Path section made of analog switches and thin-film silicon-chromium resistor networks. The LMC835 is used with external resonator circuits to make a stereo equalizer with seven bands, \pm 12 dB or \pm 6 dB gain range and 25 steps each. Only three digital inputs are needed to control the equalization. The LMC835 makes it easy to build a μP -controlled equalizer.

The signal path is designed for very low noise and distortion, resulting in very high performance, compatible with PCM audio.

FeaturesNo volume controls requiredThree-wire interface

- 14 bands, 25 steps each
- \blacksquare ±12 dB or ±6 dB gain ranges
- Low noise and distortion
- TTL, CMOS logic compatible

Applications

- Hi-Fi equalizer
- Receiver
- Car stereo
- Musical instrument
- Tape equalization
- Mixer
- Volume controller



©1995 National Semiconductor Corporation TL/H/6753

RRD-B30M75/Printed in U. S. A.

LMC835 Digital Controlled Graphic Equalizer

February 1995



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage, Vpp-Vss 18V

Supply vollage, vDD - vSS	100
Allowable Input Voltage (Note 1)	V_{SS} -0.3V
	to V_{DD} + 0.3V
Storage Temperature, T _{stg}	-60°C to $+150^\circ\text{C}$
Lead Temperature (Soldering, 10 sec), N	Pkg + 260°C
Lead Temperature, V Pkg	
Vapor Phase (60 sec)	+215°C
Infrared (15 sec)	+ 220°C

Operating Ratings

Supply Voltage, $V_{DD} - V_{SS}$	5V to 16V
Digital Ground (Pin 13)	V_{SS} to V_{DD}
Digital Input (Pins 14, 15, 16)	V_{SS} to V_{DD}
Analog Input (Pins 1, 2, 3, 4, 25, 26, 27)	
(Note 1)	V_{SS} to V_{DD}
Operating Temperature, T _{opr}	-40° C to $+85^{\circ}$ C

Electrical Characteristics (Note 2) $V_{DD} = 7.5V$, $V_{SS} = -7.5V$, A.GND = 0V LOGIC SECTION

Symbol	Parameter	Test Conditions	Тур	Tested Limit (Note 3)	Design Limit (Note 4)	Unit (Limit)
IDDL	Supply Current	Pins 14, 15, 16 are 0V	0.01	0.5	0.5	mA (Max)
I _{SSL}		Pins 14, 15, 16 are 0V	0.01	0.5	0.5	mA (Max)
IDDH		Pins 14, 15, 16 are 5V	1.3	5	5	mA (Max)
I _{SSH}		Pins 14, 15, 16 are 5V	0.9	5	5	mA (Max)
V _{IH}	High-Level Input Voltage	@Pins 14, 15, 16	1.8	2.3	2.5	V (Min)
VIL	Low-Level Input Voltage	@Pins 14, 15, 16	0.9	0.6	0.4	V (Max)
fo	Clock Frequency	@Pin 14	2000	500	500	kHz (Max)
tw(STB)	Width of STB Input	See Figure 1	0.25	1	1	μs (Min)
t _{setup}	Data Setup Time	See Figure 1	0.25	1	1	μs (Min)
t _{hold}	Data Hold Time	See Figure 1	0.25	1	1	μs (Min)
t _{cs}	Delay from Rising Edge of CLOCK to STB	See <i>Figure 1</i>	0.25	1	1	μs (Min)
I _{IN}	Input Current	@Pins 14, 15, 16 0V < V _{IN} < 5V	±0.01	±1		μΑ (Max)
C _{IN}	Input Capacitance	@Pins 14, 15, 16 f = 1 MHz	5			pF

Note 1: Pins 2, 3 and 26 have a maximum input voltage range of \pm 22V for the typical application shown in Figure 7.

Note 2: Bold numbers apply at temperature extremes. All other numbers apply at $T_A = 25^{\circ}C$, $V_{DD} = 7.5V$, $V_{SS} = -7.5V$, $D_{SS} = -7.5V$, D_{SS

Note 3: Guaranteed and 100% production tested.

Note 4: Guaranteed (but not 100% production tested) over the operating temperature range. These limits are not used to calculate outgoing quality levels.



Symbol	Parameter	Test Conditions	Тур	Tested Limit (Note 3)	Design Limit (Note 4)	Unit (Limit)
E _A	Gain Error	A_V =0 dB @ \pm 12 dB Range	0.1	0.5	0.5	dB (Max)
		A _V =0 dB @ ± 6 dB Range	0.1	1	1	dB (Max)
		$A_V = \pm 1 \text{ dB } @ \pm \text{ dB Range}$	0.1	0.5	0.6	dB (Max
		$(R_{5b} \text{ or } R_{5c} \text{ is ON})$		0.5	• •	
		$A_V = \pm 2 \text{ dB} @ \pm 12 \text{ dB} \text{ Range}$	0.1	0.5	0.6	dB (Max)
		$(R_{4b} \text{ or } R_{4c} \text{ is ON})$ Au = +3 dB @ + 12 dB Bange	0.1	0.5	0.6	dB (Max)
		$A_V = \pm 3$ dB $\cong \pm 12$ dB Hallye (Box or Box is ON)	0.1	0.5	0.0	UD (IVIAX)
		$A_{V} = \pm 4 dB @ \pm 12 dB Bange$	0.1	0.5	0.7	dB (Max)
		$(R_{2h} \text{ or } R_{2c} \text{ is ON})$		0.0	•	
		$A_V = \pm 5 \text{ dB} @ \pm 12 \text{ dB} Range$	0.1	0.5	0.7	dB (Max)
		(R _{1b} or R _{1c} is ON)				
		$A_V = \pm 9 \text{ dB} @ \pm 12 \text{ dB} \text{ Range}$	0.2	1	1.3	dB (Max)
		(R _{0b} or R _{0c} is ON)				
THD	Total Harmonic	A _V =0 dB @ ± 12 dB Range	0.0015			%
	Distortion	V _{IN} =4V _{rms} , f=1 kHz				
		$A_V = 12 \text{ dB} @ \pm 12 \text{ dB} Range$				
		$V_{IN} = 1V_{rms}$, f = 1 kHz	0.01	0.1		% (Max)
		$V_{\rm IN} = 1 V_{\rm rms}$, f = 20 kHz	0.1	0.5		% (Max)
		$A_V = -12 \text{ dB} \cong \pm 12 \text{ dB} \text{ Range}$	0.01	0.1		% (Max)
		$V_{\rm IN} = 4V_{\rm rms}$, $I = 1$ KHz $V_{\rm IN} = 4V_{\rm rms}$ f = 20 kHz	0.01	0.1		% (Max) % (Max)
V	Maximum Output \/altaga		5.1	5.5	F	
VO Max	Maximum Output Voltage	THD < 1% f=1 kHz	5.5	5.1	5	v rms (iviii)
C /N	Circalda Naisa Datia		444			-10
5/N	Signal to Noise Ratio	$A_V = 0 \text{ dB} @ \pm 12 \text{ dB} \text{ Range}$	114			aв
		$v_{ref} = 12 \text{ dB } @ + 12 \text{ dB Bande}$	106			dB
		$V_{rof} = 1V_{rmo}$	100			üb
		$A_{V} = -12 \text{ dB} @ \pm 12 \text{ dB} \text{ Range}$	116			dB
		V _{ref} =1V _{rms}				
	Leakage Current	Ay=0 dB @ ±12 dB Range				
		(All internal switches are OFF)				
		Pin 2+3, Pin 26		500		nA (Max)
		Pin 5 ~ Pin 11, Pin 18 ~ Pin 24	1	50		nA (Max

test circuit, Figures 3 and 4.

Note 3: Guaranteed and 100% production tested.

Note 4: Guaranteed (but not 100% production tested) over the operating temperature range. These limits are not used to calculate outgoing quality levels.

Timing Diagrams





















Typical Applications (Continued)

Sample Subroutine Program for Figure 14, LMC835-COP404L CPU Interface

HEX					
CODE	LABEL	MNEMONI	VICS COMMENTS		
3F	LMC835:	LBI	3F	;POINT TO RAMADDRESS 3F	
05	SEND	LD		;RAMDATA TO A	
22		SC		; SET CARRY	
335F		OGI		;SET PORT G= 1111, OPEN THE AND GATES	
4F		XAS		;SWAP A AND SIO, CLOCK START	
05		LD		;RAMDATA TO A, MAKE SURE A = DATA	
07		XDS		;SWAP A AND RAMDATA, RAMADDRESS=RAMADDRESS-1	
05		LD		;RAMDATA TO A	
4F		XAS		;SWAP A AND SIO	
05		LD		;RAMDATA TO A, MAKE SURE A=NEWDATA	
07		XDS		;SWAP A AND RAMDATA, RAMADDRESS=RAMADDRESS-1	
32		RC		;RESET CARRY	
4F		XAS		;SWAP A AND SIO, CLOCK STOP	
335D		OGJ	13	;SET PORT G=1101, MAKE STROBE LOW	
335B		OGI	11	;SET PORT G=1011, MAKE STROBE HIGH, CLOSE THE	
				GATES	
4E		CBA		;BD TO A	
43		AISC	3	;RAMADDRESS < 3C THEN RETURN	
48		RET			
80		JP	SEND		
	RAM				

	ADDRESS	COMMENTS
3C	DATA	;GAIN DATA D4-D7
3D	DATA	;GAIN DATA DO-D3
3E	DATA	;BAND DATA D4-D7
3F	DATA	;BAND DATA DO-D3

Application Hints

SWITCHING NOISE

The LMC835 uses CMOS analog switches that have small leakages (less than 50 nA). When a band is selected for flat gain, all the switches in that band are open and the resonator circuit is not connected to the LMC835 resistor network. It is only in the flat mode that the small leakage currents can cause problems. The input to the resonator circuit is usually a capacitor and the leakage currents will slowly charge up this capacitor to a large voltage if there is no resistive path to limit it. When the band is set to any value other than flat, the charge on the capacitor will be discharged by the resistor network and there will be a transient at the output. To limit the size of this transient, $R_{\rm LEAK}$ is necessary.

HOW TO AVOID SWITCHING NOISE DUE TO LEAKAGE CURRENT (Refer to *Figures 7* and 8)

To avoid switching noise due to leakage currents when changing the gain, it is recommended to put ${\sf R}_{\sf LEAK}=100$ $k\Omega$ between Pin 3 and Pin 5—11 each, Pin 26 and Pin 12—24 each. The resistor limits the voltage that the capacitor can charge to, with minimal effects on the equalization. The frequency response change due to ${\sf R}_{\sf LEAK}$ are shown in *Figure 15*. The gain error is only 0.2 dB and Q error is only 5% at 12 dB boost or cut.

SIMPLE WORD GENERATOR (Figure 6)

Circuit operation revolves around an MM74HC165 parallelin/serial-out shift register. Data bits D0 through D7 are applied to the parallel of the MM74HC165 from 8 toggle switches. The bits are shifted out to the DATA input of the LMC835 in sync with the clock. When all data bits have been loaded, CLOCK is inhibited and a STROBE pulse is generated: this sequence is initiated by a START pulse.

LMC835-COP404L CPU INTERFACE (Refer to Figure 14)

The diagram shows AND gates between the COP and the LMC835. These permit G2 to inhibit the CLOCK and DATA lines (SK and SO) during a STROBE (G1) pulse. This function may also be implemented in software. As shown in *Figure 2*, the data groups are shifted in D0 first. Data is loaded on positive clock edges.

POWER SUPPLIES

These applications show LM317/337 regulators for the $\pm7.5V$ supplies for the LMC835. Since the latter draws only 5 mA max., 1k series dropping resistors from the $\pm15V$ op amp supply and a pair of 7.5V zeners and bypass caps will also suffice.



REDUCING EXTERNAL COMPONENTS

The typical application shown in *Figure 7* is switching noise free. The DC-coupled circuit in *Figure 16* is also switching noise free, except at 12 dB/6 dB switch turn ON/OFF. This switching noise is caused by the I_{bias} and V_{offset} of the op

amps. Selecting a low l_{bias} and V_{offset} op amp can minimize the switching noise due to the 12 dB/6 dB switch. The DC-coupled application can also eliminate the R_{F} = 100k resistors with only a 0.5 dB gain error at 12 dB boost or cut.







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated