

SNVS256B-NOVMEBER 2003-REVISED APRIL 2013

# LP3943 RGB/White/Blue 16-LED Fun Light Driver

Check for Samples: LP3943

# FEATURES

- Internal Power-On Reset
- Active Low Reset
- Internal Precision Oscillator
- Variable Dim Rates (from 6.25 ms to 1.6s; 160 Hz–0.625 Hz)

# **APPLICATIONS**

- Customized Flashing LED Lights for Cellular Phones
- Portable Applications
- Digital Cameras
- Indicator Lamps
- General Purpose I/O Expander
- Toys

# **KEY SPECIFICATIONS**


- 16 LED driver (multiple programmable states—on, off, input, and dimming at a specified rate)
- 16 Open drain outputs capable of driving up to 25 mA per LED

# **Typical Application Circuit**

# DESCRIPTION

LP3943 is an integrated device capable of independently driving 16 LEDs. This device also contains an internal precision oscillator that provides all the necessary timing required for driving each LED. Two prescaler registers along with two PWM registers provide a versatile duty cycle control. The LP3943 contains the ability to dim LEDs in SMBUS/I<sup>2</sup>C applications where it is required to cut down on bus traffic.

Traditionally, to dim LEDs using a serial shift register such as 74LS594/5 would require a large amount of traffic to be on the serial bus. LP3943 instead requires only the setup of the frequency and duty cycle for each output pin. From then on, only a single command from the host is required to turn each individual open drain output ON, OFF, or to cycle a programmed frequency and duty cycle. Maximum output sink current is 25 mA per pin and 200 mA per package. Any ports not used for controlling the LEDs can be used for general purpose input/output expansion.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

TEXAS INSTRUMENTS

SNVS256B-NOVMEBER 2003-REVISED APRIL 2013

www.ti.com

#### **Connection Diagram**




Figure 1. QFN Package – Top View See Package Number RTW0024C

#### Table 1. LP3943 Pin Description

Pin #	Name	Description
1	LED0	Output of LED0 Driver
2	LED1	Output of LED1 Driver
3	LED2	Output of LED2 Driver
4	LED3	Output of LED3 Driver
5	LED4	Output of LED4 Driver
6	LED5	Output of LED5 Driver
7	LED6	Output of LED6 Driver
8	LED7	Output of LED7 Driver
9	GND	Ground
10	LED8	Output of LED8 Driver
11	LED9	Output of LED9 Driver
12	LED10	Output of LED10 Driver
13	LED11	Output of LED11 Driver
14	LED12	Output of LED12 Driver
15	LED13	Output of LED13 Driver
16	LED14	Output of LED14 Driver
17	LED15	Output of LED15 Driver
18	RST	Active Low Reset Input
19	SCL	Clock Line for I <sup>2</sup> C Interface
20	SDA	Serial Data Line for I <sup>2</sup> C Interface
21	V <sub>DD</sub>	Power Supply
22	A0	Address Input 0
23	A1	Address Input 1
24	A2	Address Input 2



LP3943

SNVS256B-NOVMEBER 2003-REVISED APRIL 2013

# Architectural Block Diagram

www.ti.com




Figure 2. For Explanation of LP3943 Operation, see THEORY OF OPERATION

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

SNVS256B-NOVMEBER 2003-REVISED APRIL 2013



www.ti.com

#### Absolute Maximum Ratings<sup>(1)(2)(3)</sup>

······································		
V <sub>DD</sub>		-0.5V to 6V
A0, A1, A2, SCL, SDA, RST (Collectively called digital pins)		6V
Voltage on LED pins		V <sub>SS</sub> -0.5V to 6V
Junction Temperature		150°C
Storage Temperature		−65°C to 150°C
Power Dissipation <sup>(4)</sup>		400
	Human Body Model	2 kV
ESD <sup>(5)</sup>	Machine Model	200V
	Charge Device Model	1 kV

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

(2) All voltages are with respect to the potential at the GND pin.

(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(4) The part cannot dissipate more than 400mW.

(5) The human-body model is 100 pF discharged through 1.5 k $\Omega$ . The machine model is 0 $\Omega$  in series with 100 pF.

# **Operating Ratings**<sup>(1)(2)</sup>

V <sub>DD</sub>		2.3V to 5.5V
Junction Temperature		-40°C to +125°C
Operating Ambient Temperature		−40°C to +85°C
Thermal Resistance (θ <sub>JA</sub> )	LLP24 <sup>(3)</sup>	37°C/W

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

(2) All voltages are with respect to the potential at the GND pin.

(3) The part cannot dissipate more than 400mW.

# **Electrical Characteristics**

Unless otherwise noted,  $V_{DD} = 5.5V$ . Typical values and limits appearing in normal type apply for  $T_J = 25^{\circ}C$ . Limits appearing in **boldface** type apply over the entire junction temperature range for operation,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ .<sup>(1)</sup>

Symbol	Devemeter	Conditions	Tymical	Limit		Units
Symbol	Parameter	Conditions	Typical	Min	Max	Units
POWER S	UPPLY					
V <sub>DD</sub>	Supply Voltage		5	2.3	5.5	V
l <sub>Q</sub>	Supply Current	No Load	350		550	
		Standby	2.0		5	μA
$\Delta I_Q$	Additional Standby Current	$V_{DD}$ = 5.5V, every LED pin at 4.3V			2	mA
V <sub>POR</sub>	Power-On Reset Voltage		1.8		1.96	V
t <sub>w</sub>	Reset Pulse Width		10			ns
LED						
V <sub>IL</sub>	LOW Level Input Voltage			-0.5	0.8	V
V <sub>IH</sub>	HIGH Level Input Voltage			2.0	5.5	V

(1) Limits are guaranteed. All electrical characteristics having room-temperature limits are tested during production with T<sub>J</sub> = 25°C. All hot and cold limits are guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical process control.



### **Electrical Characteristics (continued)**

Unless otherwise noted,  $V_{DD} = 5.5V$ . Typical values and limits appearing in normal type apply for  $T_J = 25^{\circ}C$ . Limits appearing in **boldface** type apply over the entire junction temperature range for operation,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ .<sup>(1)</sup>

Symbol	Parameter	Conditions	Typical	L	imit	Units
Symbol	Faranieter	Conditions	Typical	Min	Max	Units
l <sub>OL</sub>	Low Level Output Current <sup>(2)</sup>	$V_{OL} = 0.4V, V_{DD} = 2.3V$		9		
		$V_{OL} = 0.4V, V_{DD} = 3.0V$		12		
		$V_{OL} = 0.4V, V_{DD} = 5.0V$		15		mA
		$V_{OL} = 0.7V, V_{DD} = 2.3V$		15		IIIA
		$V_{OL} = 0.7V, V_{DD} = 3.0V$		20		
		$V_{OL} = 0.7V, V_{DD} = 5.0V$		25		
I <sub>LEAK</sub>	Input Leakage Current	$V_{DD}$ = 3.6, $V_{IN}$ = 0V or $V_{DD}$		-1	1	μA
C <sub>I/O</sub>	Input/Output Capacitance	See <sup>(3)</sup>	2.6		5	pF
ALL DIGIT	AL PINS (EXCEPT SCL AND SDA	PINS)				
V <sub>IL</sub>	LOW Level Input Voltage			-0.5	0.8	V
V <sub>IH</sub>	HIGH Level Input Voltage			2.0	5.5	V
I <sub>LEAK</sub>	Input Leakage Current			-1	1	μA
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V^{(3)}$	2.3		5	pF
I <sup>2</sup> C INTERF	FACE (SCL AND SDA PINS)					
V <sub>IL</sub>	LOW Level Input Voltage			-0.5	0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH Level Input Voltage			0.7V <sub>DD</sub>	5.5	V
V <sub>OL</sub>	LOW Level Output Voltage			0	0.2V <sub>DD</sub>	V
I <sub>OL</sub>	LOW Level Output Current	$V_{OL} = 0.4V$	6.5	3		mA
F <sub>CLK</sub>	Clock Frequency	See <sup>(3)</sup>			400	kHz
t <sub>HOLD</sub>	Hold Time Repeated START Condition	See <sup>(3)</sup>		0.6		μs
t <sub>CLK-LP</sub>	CLK Low Period	See <sup>(3)</sup>		1.3		μs
t <sub>CLK-HP</sub>	CLK High Period	See <sup>(3)</sup>		0.6		μs
t <sub>SU</sub>	Set-Up Time Repeated START Condition	See <sup>(3)</sup>		0.6		μs
t <sub>DATA-HOLD</sub>	Data Hold Time	See <sup>(3)</sup>		300		ns
t <sub>DATA-SU</sub>	Data Set-Up Time	See <sup>(3)</sup>		100		ns
t <sub>SU</sub>	Set-Up Time for STOP Condition	See <sup>(3)</sup>		0.6		μs
t <sub>TRANS</sub>	Maximum Pulse Width of Spikes that Must Be Suppressed by the Input Filter of Both DATA & CLK Signals	See <sup>(3)</sup>	50			ns

(2) Each LED pin should not exceed 25 mA and each octal (LED0–LED7; LED8–LED15) should not exceed 100 mA. The package should not exceed a total of 200 mA.


(3) Guaranteed by design.



SNVS256B-NOVMEBER 2003-REVISED APRIL 2013

www.ti.com

# **Typical Performance Characteristics**





# **APPLICATION NOTES**

#### THEORY OF OPERATION

The LP3943 takes incoming data from the baseband controller and feeds them into several registers that control the frequency and the duty cycle of the LEDs. Two prescaler registers and two PWM registers provide two individual rates to dim or blink the LEDs (for more information on these registers, refer to Table 2). Each LED can be programmed in one of four states—on, off, DIMO rate or DIM1 rate. Two read-only registers provide status on all 16 LEDs. The LP3943 can be used to drive RGB LEDs and/or single-color LEDs to create a colorful, entertaining, and informative setting. Alternatively, it can also drive RGB LED as a flashlight. This is particularly suitable for accessory functions in cellular phones and toys. Any LED pins not used to drive LED can be used for General Purpose Parallel Input/Output (GPIO) expansion.

The LP3943 is equipped with Power-On Reset that holds the chip in a reset state until  $V_{DD}$  reaches  $V_{POR}$  during power up. Once  $V_{POR}$  is achieved, the LP3943 comes out of reset and initializes itself to the default state.

To bring the LP3943 into reset, hold the  $\overline{RST}$  pin LOW for a period of TW. This will put the chip into its default state. The LP3943 can only be programmed after  $\overline{RST}$  signal is HIGH again.

### I<sup>2</sup>C DATA VALIDITY

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when CLK is LOW.




Figure 4. I<sup>2</sup>C Data Validity

### I<sup>2</sup>C START AND STOP CONDITIONS

START and STOP bits classify the beginning and the end of the I<sup>2</sup>C session. START condition is defined as SDA signal transitioning from HIGH to LOW while SCL line is HIGH. STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The I<sup>2</sup>C master always generates START and STOP bits. The I<sup>2</sup>C bus is considered to be busy after START condition and free after STOP condition. During data transmission, I<sup>2</sup>C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise.




Figure 5. I<sup>2</sup>C START and STOP Conditions

SNVS256B-NOVMEBER 2003-REVISED APRIL 2013



# TRANSFERRING DATA

Every byte put on the SDA line must be eight bits long with the most significant bit (MSB) being transferred first. The number of bytes that can be transmitted per transfer is unrestricted. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the 9th clock pulse, signifying an acknowledge. A receiver which has been addressed must generate an acknowledge after each byte has been received.

After the START condition, a chip address is sent by the  $I^2C$  master. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The LP3943 hardwires bits 7 to 4 and leaves bits 3 to 1 selectable, as shown in Figure 6. For the eighth bit, a "0" indicates a WRITE and a "1" indicates a READ. The LP3943 supports only a WRITE during chip addressing. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.





Figure 6. Chip Address Byte



rs = repeated start

xx = 60 to 67

### Figure 7. LP3943 Register Write

However, if a READ function is to be accomplished, a WRITE function must precede the READ function, as shown in Figure 8.






Figure 8. LP3943 Register Read

### **AUTO INCREMENT**

Auto increment is a special feature supported by the LP3943 to eliminate repeated chip and register addressing when data are to be written to or read from registers in sequential order. The auto increment bit is inside the register address byte, as shown in Figure 9. Auto increment is enabled when this bit is programmed to "1" and disabled when it is programmed to "0".

Bits 5, 6 and 7 in the register address byte should always be zero.

MSB				_			LSB			
reg addr_7	reg addr_6	reg addr_5	AI	reg addr_3	reg addr_2	reg addr_1	reg addr_0			
bit_7	bit_6	bit_5	bit_4	bit_3	bit_2	bit_1	bit_0			
1	2	3	4	5	6	7	8			
✓ I <sup>2</sup> C SLAVE register address →										

Figure 9. Register Address Byte

In the READ mode, when auto increment is enabled, I<sup>2</sup>C master could receive any number of bytes from LP3943 without selecting chip address and register address again. Every time the I<sup>2</sup>C master reads a register, the LP3943 will increment the register address and the next data register will be read. When I<sup>2</sup>C master reaches the last register (09H), the register address will roll over to 00H.

In the WRITE mode, when auto increment is enabled, the LP3943 will increment the register address every time I<sup>2</sup>C master writes to register. When the last register (09H register) is reached, the register address will roll over to 02H, not 00H, because the first two registers in LP3943 are read-only registers. It is possible to write to the first two registers independently, and the LP3943 will acknowledge, but the data will be ignored.

If auto increment is disabled, and the I<sup>2</sup>C master does not change register address, it will continue to write data into the same register.

TEXAS INSTRUMENTS

www.ti.com

SNVS256B-NOVMEBER 2003-REVISED APRIL 2013




Figure 10. Programming with Auto Increment Disabled (in WRITE Mode)




Figure 11. Programming with Auto Increment Enabled (in WRITE Mode)

# Table 2. LP3943 REGISTER TABLE

Address (Hex)	Register Name	Read/Write	Register Function
0x00	Input 1	Read Only	LED0-7 Input Register
0x01	Input 2	Read Only	LED8-15 Input Register
0x02	PSC0	R/W	Frequency Prescaler 0
0x03	PWM0	R/W	PWM Register 0
0x04	PSC1	R/W	Frequency Prescaler 1
0x05	PWM1	R/W	PWM Register 1
0x06	LS0	R/W	LED0-3 Selector
0x07	LS1	R/W	LED4–7 Selector
0x08	LS2	R/W	LED8–11 Selector
0x09	LS3	R/W	LED12–15 Selector

# BINARY FORMAT FOR INPUT REGISTERS (READ ONLY)—ADDRESS 0x00 and 0x01

Table	3.	Address	0x00
-------	----	---------	------

Bit #	7	6	5	4	3	2	1	0
Default value	х	Х	Х	Х	х	Х	х	Х
	LED7	LED6	LED5	LED4	LED3	LED2	LED1	LED0

#### Table 4. Address 0x01

Bit #	7	6	5	4	3	2	1	0
Default value	х	Х	х	Х	Х	х	х	Х
	LED15	LED14	LED13	LED12	LED11	LED10	LED9	LED8



### BINARY FORMAT FOR FREQUENCY PRESCALER AND PWM REGISTERS — ADDRESS 0x02 to 0x05

			Table 5.	Address 0x0	02 (PSC0)			
Bit #	7	6	5	4	3	2	1	0
Default value	0	0	0	0	0	0	0	0

#### Table 6. Address 0x03 (PWM0)

Bit #	7	6	5	4	3	2	1	0
Default value	1	0	0	0	0	0	0	0

#### Table 7. Address 0x04 (PSC1)

Bit #	7	6	5	4	3	2	1	0
Default value	0	0	0	0	0	0	0	0

#### Table 8. Address 0x05 (PWM1)

Bit #	7	6	5	4	3	2	1	0
Default value	1	0	0	0	0	0	0	0

### BINARY FORMAT FOR SELECTOR REGISTERS — ADDRESS 0x06 to 0x09

#### Table 9. Address 0x06 (LS0)

Bit #	7	6	5	4	3	2	1	0
Default value	0	0	0	0	0	0	0	0
	B1	B0	B1	B0	B1	B0	B1	B0
	LED3		LED2		LE	D1	LED0	

#### Table 10. Address 0x07 (LS1)

					· · ·			
Bit #	7	6	5	4	3	2	1	0
Default value	0	0	0	0	0	0	0	0
	B1	B0	B1	B0	B1	B0	B1	B0
	LED7		LED6		LE	D5	LED4	

#### Table 11. Address 0x08 (LS2)

Bit #	7	6	5	4	3	2	1	0
Default value	0	0	0	0	0	0	0	0
	B1	B0	B1	B0	B1	B0	B1	B0
	LEI	LED11		LED10		D9	LED8	

#### Table 12. Address 0x09 (LS3)

Bit #	7	6	5	4	3	2	1	0
Default value	0	0	0	0	0	0	0	0
	B1	B0	B1	B0	B1	B0	B1	B0
	LEI	D15	LED14		LED13		LED12	



#### Table 13. LED States With Respect To Values in "B1" and "B0"

B1	B0	Function
0	0	Output Hi-Z (LED off)
0	1	Output LOW (LED on)
1	0	Output dims (DIM0 rate)
1	1	Output dims (DIM1 rate)

#### Programming Example:

Dim LEDs 0 to 7 at 1 Hz at 25% duty cycle

Dim LEDs 8 to 12 at 5 Hz at 50% duty cycle

Set LEDs 13, 14 and 15 off

Step 1: Set PSC0 to achieve DIM0 of 1s

Step 2: Set PWM0 duty cycle to 25%

Step 3: Set PSC1 to achieve DIM1 of 0.2s

Step 4: Set PWM1 duty cycle to 50%

Step 5: Set LEDs 13, 14 and 15 off by loading the data into LS3 register

Step 6: Set LEDs 0 to 7 to point to DIM0


Step 7: Set LEDs 8 to 12 to point to DIM1


Step	Description	Register Name	Set to (Hex)
1	Set DIM0 = 1s 1 = (PSC0 + 1)/160 PSC0 = 159	PSC0	0x09F
2	Set duty cycle to 25% Duty Cycle = PWM0/256 PWM0 = 64	PWM0	0x40
3	Set DIM1 = 0.2s 0.2 = (PSC1 + 1)/160 PSC1 = 31	PSC1	0x1F
4	Set duty cycle to 50% Duty Cycle = PWM1/256 PWM1 = 128	PWM1	0x80
5	LEDs 13, 14 and 15 off Output = HIGH	LS3	0x03
6	LEDs 0 to 7 Output = DIM0	LS0, LS1	LS0 = 0xAA LS1 = 0xAA
7	LEDs 8 to 12 Output = DIM1	LS2, LS3	LS2 = 0xFF LS3 = 0x03

# REDUCING I<sub>Q</sub> WHEN LEDS ARE OFF

In many applications, the LEDs and the LP3943 share the same  $V_{DD}$ , as shown in Typical Application Circuit. When the LEDs are off, the LED pins are at a lower potential than  $V_{DD}$ , causing extra supply current ( $\Delta I_Q$ ). To minimize this current, consider keeping the LED pins at a voltage equal to or greater than  $V_{DD}$ .










Figure 13. LP3943 With 5V Booster




Figure 14. LP3943 Driving RGB LED As A Flash

SNVS256B-NOVMEBER 2003-REVISED APRIL 2013

Ch	nanges from Revision A (April 2013) to Revision B	Page
•	Changed layout of National Data Sheet to TI format	13

**REVISION HISTORY** 



www.ti.com



# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
LP3943ISQ	ACTIVE	WQFN	RTW	24	1000	TBD	Call TI	Call TI	-40 to 85	3943SQ	Samples
LP3943ISQ/NOPB	ACTIVE	WQFN	RTW	24	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	3943SQ	Samples
LP3943ISQX	ACTIVE	WQFN	RTW	24	4500	TBD	Call TI	Call TI	-40 to 85	3943SQ	Samples
LP3943ISQX/NOPB	ACTIVE	WQFN	RTW	24	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	3943SQ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

11-Apr-2013


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP3943ISQ	WQFN	RTW	24	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3943ISQ/NOPB	WQFN	RTW	24	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3943ISQX	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3943ISQX/NOPB	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

8-Apr-2013




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP3943ISQ	WQFN	RTW	24	1000	203.0	190.0	41.0
LP3943ISQ/NOPB	WQFN	RTW	24	1000	203.0	190.0	41.0
LP3943ISQX	WQFN	RTW	24	4500	367.0	367.0	35.0
LP3943ISQX/NOPB	WQFN	RTW	24	4500	367.0	367.0	35.0

# **MECHANICAL DATA**

# RTW0024C





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated