

LP3991 300mA Linear Voltage Regulator for Digital Applications

Check for Samples: LP3991

FEATURES

- Operation from 1.65V to 4.0V Input
- 1% Accuracy at Room Temperature
- Output Voltage from 1.2V to 2.8V
- 125mV Dropout at 300mA Load
- 50µA Quiescent Current at 1mA Load
- Inrush Current Controlled to 600mA
- PSRR 65dB at 1kHz
- 100µs Start-Up Time for 1.5V V_{OUT}
- Stable with Ceramic Capacitors as Small as 0402
- Thermal-Overload and Short-Circuit Protection

APPLICATIONS

- Post DC/DC Regulator
- **Battery Operated Devices**
- **Hand-Held Information Appliances**

PACKAGE

4 Pin DSBGA (0.963mm x 1.446mm)

Typical Application Circuit


DESCRIPTION

Operating from a minimum input voltage of 1.65V, the LP3991 regulator has been designed to provide fixed stable output voltages for load currents up to 300mA. This device is suitable where accurate, low voltages are required from low input voltage sources and is therefore suitable for post regulation of switched mode regulators. In such applications, significant improvements in performance and EMI can be realized, with little reduction in overall efficiency. The LP3991 will provide fixed outputs as low as 1.2V from a wide input range of 1.65V to 4.0V Using the enable pin, the device may be controlled to provide a shutdown state, in which negligible supply current is drawn.

The LP3991 is designed to be stable with space saving ceramic capacitors as small as 0402 case size.

Performance is specified for a -40°C to 125°C junction temperature range.

For output voltage options please contact your local Texas Instruments sales office.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



PIN DESCRIPTIONS

| Pin No. | Symbol | Name and Function |
|---------|------------------|--|
| В1 | V _{оит} | Voltage output. A Low ESR Ceramic Capacitor should be connected from this pin to GND. (See Application Information) Connect this output to the load circuit. |
| A1 | GND | Common Ground. Connect to Pad. |
| A2 | V _{EN} | Enable Input; Enables the Regulator when ≥ 0.95V. Disables the Regulator when ≤ 0.4V. Enable Input has an internal 1.2MΩ pull-down resistor to GND. |
| B2 | V _{IN} | Voltage Supply Input. A 1.0µF capacitor should be connected from this pin to GND. |

Connection Diagram




Figure 1. 4 Bump Thin DSBGA, Large Bump See Package Number YZR0004



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Absolute Maximum Ratings (1)(2)(3)

| V _{IN} , V _{OUT} , Pins: Voltage to GND | -0.3 to 6.5V | |
|---|---|--------------------|
| V _{EN} Pin: Voltage to GND | -0.3 to $(V_{IN} + 0.3V)$ to 6.5V (max) | |
| Junction Temperature | | 150°C |
| Lead/Pad Temperature (4) | DSBGA | 260°C |
| | Storage Temperature | -65 to 150°C |
| Continuous Power Dissipation (5) | | Internally Limited |
| ESD ⁽⁶⁾ | Human Body Model | 2KV |
| | Machine Model | 200V |

- (1) Absolute Maximum Ratings are limits beyond which damage can occur. Operating Ratings are conditions under which operation of the device is ensured. Operating Ratings do not imply ensured performance limits. For ensured performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) All Voltages are with respect to the potential at the GND pin.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (4) For further information on these packages please refer to the following application notes, AN-1112 DSBGA Wafer Level Chip Scale Package (SNVA009).
- (5) Internal thermal shutdown circuitry protects the device from permanent damage.
- (6) The human body model is 100pF discharged through a 1.5kΩ resistor into each pin. The machine model is a 200pF capacitor discharged directly into each pin.

Operating Ratings⁽¹⁾

| Input Voltage Range | 1.65 to 4.0V |
|---|----------------|
| Recommended Load Current | 300mA |
| Junction Temperature | -40°C to 125°C |
| Ambient Temperature T _A Range ⁽²⁾ | -40°C to 85°C |

- (1) Absolute Maximum Ratings are limits beyond which damage can occur. Operating Ratings are conditions under which operation of the device is ensured. Operating Ratings do not imply ensured performance limits. For ensured performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) The maximum ambient temperature (T_{A(max)}) is dependant on the maximum operating junction temperature (T_{J(max-op)} = 125°C), the maximum power dissipation of the device in the application (P_{D(max)}), and the junction to ambient thermal resistance of the part / package in the application (θ_{JA}), as given by the following equation: T_{A(max)} = T_{J(max-op)} (θ_{JA} × P_{D(max)}).

Thermal Properties⁽¹⁾

| Junction To Ambient Thermal Resistance ⁽²⁾ | |
|---|---------|
| θ_{JA} JEDEC Board ⁽³⁾ | 88°C/W |
| θ _{JA} 4 Layer Board | 160°C/W |

- (1) Absolute Maximum Ratings are limits beyond which damage can occur. Operating Ratings are conditions under which operation of the device is ensured. Operating Ratings do not imply ensured performance limits. For ensured performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) Junction to ambient thermal resistance is dependant on the application and board layout. In applications where high maximum power dissipation is possible, special care must be paid to thermal dissipation issues in board design.

Product Folder Links: LP3991

(3) Full details can be found in JESD61-7



Electrical Characteristics(1)

Unless otherwise noted, $V_{EN} = 950 \text{mV}$, $V_{IN} = V_{OUT} + 0.5 \text{V}$, or 1.8V, whichever is higher. $C_{IN} = 1 \mu \text{F}$, $I_{OUT} = 1.0 \text{mA}$, $C_{OUT} = 4.7 \mu \text{F}$. Typical values and limits appearing in normal type apply for $T_A = 25 \,^{\circ}\text{C}$. Limits appearing in **boldface** type apply over the full junction temperature range for operation, $-40 \text{ to } +125 \,^{\circ}\text{C}$.

| 0 | B | O and the | | T | Liı | mit | 1114 |
|---------------------------------|--|--|---|----------|---------------------|-------------------|---------------|
| Symbol | Parameter | Condition | Тур | Min | Max | Units | |
| \/ | Input Voltage | See ⁽²⁾ | | 1.65 | 3.6 | V | |
| V_{IN} | | See ⁽³⁾⁽⁴⁾⁽⁵⁾ | | | | 4.0 | V |
| ΔV_{OUT} | Output Voltage Tolerance | $V_{IN} = V_{IN(NOM)}$ to 3.6V $I_{LOAD} = 1$ to 300mA | | | -1.0 -3.0 | 1.0 3.0 | |
| | | | Temperature (T _J)= -25°C to +85°C | | -2.5 | 2.5 | % |
| | Line Regulation Error | $\begin{aligned} V_{\text{IN}} &= V_{\text{OUT(NOM)}} + 0.5V \\ I_{\text{OUT}} &= 1\text{mA} \\ 0.8V &\leq V_{\text{OUT}} \leq 2.8V \end{aligned}$ | to 3.6V, | 0.05 | | 1 | %/V |
| | Load Regulation Error | I _{OUT} = 1mA to 300mA | | 10 | | 60 | μV/mA |
| V_{DO} | Dropout Voltage (6) | 1.8 ≤ V _{OUT} ≤ 2.5V | I _{OUT} = 150mA | 55 | | 90 | |
| | | | I _{OUT} = 300mA | 110 | | 180 | mV |
| | | V _{OUT} > 2.5V | I _{OUT} = 150mA | 40 | | 80 | |
| | | | I _{OUT} = 300mA | 75 | | 160 | |
| I _{LOAD} | Minimum Load Current | See ⁽⁷⁾ | | | 0 | | mA |
| IQ | Quiescent Current | $V_{EN} = 950 \text{mV}, I_{OUT} = 0$ | mA | 50 | | 100 | |
| | | $V_{EN} = 950 \text{mV}, I_{OUT} = 300 \text{mV}$ | 120 | | 225 | μΑ | |
| | | V _{EN} = 0.4V | 0.001 | | 1.0 | | |
| I _{SC} | Short Circuit Current Limit | $V_{IN} = 3.6V^{(8)}$ | | 550 | | 900 | mA |
| I _{OUT} | Maximum Output Current | | | | 300 | | mA |
| PSRR | Power Supply Rejection Ratio (9) | $f = 1kHz$, $I_{OUT} = 1mA$ to | 300mA | 65 | | | dB |
| e _n | Output noise Voltage (9) | BW = 10Hz to 100kHz, V _{IN} = 4.2V, C _{OUT} = 4.7µ | ıF | 280 | | | μV_{RMS} |
| T _{SHUTDOWN} | Thermal Shutdown | Temperature | 160 | | | °C | |
| | | Hysteresis | 20 | | | | |
| Enable Cont | rol Characteristics | | | | | | |
| I _{EN} ⁽¹⁰⁾ | Maximum Input Current at V _{EN} | $V_{EN} = 0V, V_{IN} = 3.6V$ | 0.001 | | | | |
| | Input | $V_{EN} = V_{IN} = 3.6V$ | 3 | | 5.5 | μA | |
| V _{IL} | Low Input Threshold | $V_{IN} = 1.65V \text{ to } 3.6V$ | | | | 0.4 | V |
| V_{IH} | High Input Threshold | $V_{IN} = 1.65V \text{ to } 3.6V$ | | | 0.95 | | V |

- (1) All limits are ensured. All electrical characteristics having room-temperature limits are tested during production at T_J = 25°C or correlated using Statistical Quality Control methods. Operation over the temperature specification is ensured by correlating the electrical characteristics to process and temperature variations and applying statistical process control.
- (2) $V_{IN(MIN)} = V_{OUT(NOM)} + 0.5V$ or 1.65V, whichever is greater. (See post DC/DC convertor example in application information section).
- (3) The device will operate with input voltages up to 4.0V. However special care should be taken in relation to thermal dissipation and the need to derate the maximum allowable ambient temperature.
- (4) The maximum ambient temperature (T_{A(max)}) is dependant on the maximum operating junction temperature (T_{J(max-op)} = 125°C), the maximum power dissipation of the device in the application (P_{D(max)}), and the junction to ambient thermal resistance of the part / package in the application (θ_{JA}), as given by the following equation: T_{A(max)} = T_{J(max-op)} (θ_{JA} × P_{D(max)}).
- (5) Junction to ambient thermal resistance is dependant on the application and board layout. In applications where high maximum power dissipation is possible, special care must be paid to thermal dissipation issues in board design.
- (6) Dropout voltage is voltage difference between input and output at which the output voltage drops to 100mV below its nominal value. This parameter is only specified for output voltages above 1.8V.
- (7) The device maintains the regulated output voltage without a load.
- (8) Short circuit current is measured with V_{OUT} pulled to 0V.
- (9) This electrical specification is ensured by design.
- (10) Enable Pin has an internal 1.2MΩ typical, resistor connected to GND.

Submit Documentation Feedback

Copyright © 2006–2013, Texas Instruments Incorporated



Electrical Characteristics⁽¹⁾ (continued)

Unless otherwise noted, $V_{EN} = 950 \text{mV}$, $V_{IN} = V_{OUT} + 0.5 \text{V}$, or 1.8V, whichever is higher. $C_{IN} = 1 \mu \text{F}$, $I_{OUT} = 1.0 \text{mA}$, $C_{OUT} = 4.7 \mu \text{F}$. Typical values and limits appearing in normal type apply for $T_A = 25 ^{\circ}\text{C}$. Limits appearing in **boldface** type apply over the full junction temperature range for operation, $-40 \text{ to } +125 ^{\circ}\text{C}$.

| Comple at | Damamastan | Complist: | Conditions | | | Limit | |
|-----------------------|--|---|------------------------------------|-----|-----|-------|-----------------|
| Symbol | Parameter | Condition | Тур | Min | Max | Units | |
| Timing Char | acteristics | ı | , | | | | ' |
| T _{ON} | Turn On Time ⁽¹¹⁾ | To 95% Level | V _{OUT} ≤ 2.0V | 100 | | | |
| | | V _{IN(MIN)} to 3.6V | V _{OUT} > 2.0V | 140 | | | μs |
| Transient Response | Line Transient Response δV _{OUT} | $T_{rise} = T_{fall} = 30 \mu s^{(11)}$ $\delta V_{IN} = 600 mV$ | | 6 | | | mV (pk - pk) |
| | Load Transient Response δV _{OUT} | $T_{rise} = T_{fall} = 1\mu s^{(11)}$ | $I_{OUT} = 0$ mA to 300mA | 140 | | | |
| | | | I _{OUT} = 1mA to 300mA | 110 | | | mV |
| | | | I _{OUT} = 300mA to 1mA | 80 | | | |
| | | | I _{OUT} = 0mA to 200mA | 110 | | | |
| | | | I _{OUT} = 1mA to 200mA | 80 | | | |
| | | | I _{OUT} = 200mA to 1mA | 60 | | | |
| | | | I _{OUT} = 0mA to 150mA | 100 | | | |
| | | | I _{OUT} = 1mA to 150mA | 70 | | | |
| | | | I _{OUT} = 150mA to 1mA | 50 | | | |
| | Overshoot on Start-up | | | 0 | | 2 | % |
| I _{IR} | In-Rush Current ⁽¹¹⁾ | | | 600 | | 1000 | mA |

⁽¹¹⁾ This electrical specification is ensured by design.

Output Capacitor, Recommended Specifications

| Don | amatar. | Co | Turn | Li | Units | | |
|------------------|------------------|----------------------------|-------------------------|-----|-------|-------|----|
| Par | ameter | Co | Тур | Min | Max | Units | |
| C _{OUT} | Output Capacitor | Capacitance ⁽¹⁾ | V _{OUT} ≥ 1.5V | 4.7 | 2 | | |
| | | | $V_{OUT} < 1.5V^{(2)}$ | 2.2 | 1.6 | | μF |
| | | ESR | • | | 5 | 500 | mΩ |

⁽¹⁾ The capacitor tolerance should be 30% or better over temperature. The full operating conditions for the application should be considered when selecting a suitable capacitor to ensure that the minimum value of capacitance is always met. Recommended capacitor type is X7R or X5R. (See capacitor section in Applications Hints)


Product Folder Links: LP3991


⁽²⁾ On lower voltage options, 2.2μF output capacitor may be used but some degradation in load transient (10 -15%) can be expected, compared to a 4.7μF.





Typical Performance Characteristics


Unless otherwise specified, $C_{IN} = 1.0 \mu F$ Ceramic, $C_{OUT} = 4.7 \mu F$ Ceramic, $V_{IN} = V_{OUT(NOM)} + 0.5 V$ or 1.8V whichever is greater, $T_A = 25 ^{\circ} C$, $V_{OUT(NOM)} = 1.5 V$, Shutdown pin is tied to V_{IN} .

















Typical Performance Characteristics (continued)


Unless otherwise specified, $C_{IN} = 1.0 \mu F$ Ceramic, $C_{OUT} = 4.7 \mu F$ Ceramic, $V_{IN} = V_{OUT(NOM)} + 0.5 V$ or 1.8V whichever is greater, $T_A = 25 ^{\circ} C$, $V_{OUT(NOM)} = 1.5 V$, Shutdown pin is tied to V_{IN} .





TIME (100 µs/DIV)

Load Transient, V_{OUT} = 1.2V



TIME (100 µs/DIV)

Figure 9.

Figure 8.





Figure 10.








Figure 12.






Figure 13.




Typical Performance Characteristics (continued)

Unless otherwise specified, C_{IN} = 1.0 μ F Ceramic, C_{OUT} = 4.7 μ F Ceramic, V_{IN} = $V_{OUT(NOM)}$ + 0.5V or 1.8V whichever is greater, T_A = 25°C, $V_{OUT(NOM)}$ = 1.5V, Shutdown pin is tied to V_{IN} .









APPLICATION INFORMATION

EXTERNAL CAPACITORS

In common with most regulators, the LP3991 requires external capacitors for regulator stability. The LP3991 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

INPUT CAPACITOR

An input capacitor is required for stability. It is recommended that a 1.0µF capacitor be connected between the LP3991 input pin and ground (this capacitance value may be increased without limit).

This capacitor must be located a distance of not more than 1cm from the input pin and returned to a clean analogue ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

Important: Tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be ensured by the manufacturer to have a surge current rating sufficient for the application.

There are no requirements for the ESR (Equivalent Series Resistance) on the input capacitor, but tolerance, temperature, and voltage coefficients must be considered when selecting the capacitor to ensure the capacitance will remain $\approx 1.0 \mu F$ over the entire operating temperature range.

OUTPUT CAPACITOR

Correct selection of the output capacitor is critical to ensure stable operation in the intended application.

The output capacitor must meet all the requirements specified in the recommended capacitor table over all conditions in the application. these conditions include DC bias, frequency and temperature. Unstable operation will result if the capacitance drops below the minimum specified value.

The LP3991 is designed specifically to work with very small ceramic output capacitors. For voltage options of 1.5V and higher, A 4.7 μ F ceramic capacitor (dielectric type X7R or X5R) with an ESR between 5m Ω to 500m Ω , is suitable in the LP3991 application circuit. However, on lower V_{OUT} options a 2.2 μ F may be employed with only a small increase in load transient.

Other ceramic types such as Y5V and Z5U are less suitable owing to their inferior temperature characteristics. (See section on Capacitor Characteristics).

It is also recommended that the output capacitor is placed within 1cm of the output pin and returned to a clean, low impedance, ground connection.

It is possible to use tantalum or film capacitors at the device output, V_{OUT} , but these are not as attractive for reasons of size and cost (see the section Capacitor Characteristics).

NO-LOAD STABILITY

The LP3991 will remain stable and in regulation with no external load. This is an important consideration in some circuits, for example CMOS RAM keep-alive applications.

CAPACITOR CHARACTERISTICS

The LP3991 is designed to work with ceramic capacitors on the input and output to take advantage of the benefits they offer. For capacitance values around 4.7µF, ceramic capacitors give the circuit designer the best design options in terms of low cost and minimal area.

For both input and output capacitors, careful interpretation of the capacitor specification is required to ensure correct device operation. The capacitor value can change greatly dependant on the conditions of operation and capacitor type.

In particular, to ensure stability, the output capacitor selection should take account of all the capacitor parameters, to ensure that the specification is met within the application. Capacitance value can vary with DC bias conditions as well as temperature and frequency of operation. Capacitor values will also show some decrease over time due to aging. The capacitor parameters are also dependant on the particular case size with smaller sizes giving poorer performance figures in general.

Copyright © 2006–2013, Texas Instruments Incorporated




Figure 17. Effect of DC bias on Capacitance Value.

As an example Figure 17 shows a typical graph showing a comparison of capacitor case sizes in a Capacitance vs. DC Bias plot. As shown in the graph, as a result of the DC Bias condition, the capacitance value may drop below the minimum capacitance value given in the recommended capacitor table. Note that the graph shows the capacitance out of spec for the 0402 case size capacitor at higher bias voltages. It is therefore recommended that the capacitor manufacturers' specifications for the nominal value capacitor are consulted for all conditions as some capacitor sizes (e.g. 0402) may not be suitable in the actual application. Ceramic capacitors have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 4.7μ F ceramic capacitor is in the range of $20m\Omega$ to $40m\Omega$, which easily meets the ESR requirement for stability for the LP3991. The temperature performance of ceramic capacitors varies by type. Capacitor type X7R is specified with a tolerance of $\pm 15\%$ over the temperature range -55°C to ± 125 °C. The X5R has a similar tolerance over the reduced temperature range of $\pm 15\%$ over the temperature value ceramic capacitors ($\pm 15\%$) are manufactured with Z5U or Y5V temperature characteristics, which can result in the capacitance dropping by more than 50% as the temperature varies from 25°C to 85°C. Therefore X7R or X5R types are recommended in applications where the temperature will change significantly above or below 25°C.

Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the $1\mu F$ to $4.7\mu F$ range. Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.

ENABLE CONTROL

The LP3991 features an active high Enable pin, V_{EN} , which turns the device on when pulled high. When not enabled the regulator output is off and the device typically consumes 2nA.

If the application does not require the Enable switching feature, the V_{EN} pin should be tied to V_{IN} to keep the regulator output permanently on.

To ensure proper operation, the signal source used to drive the V_{EN} input must be able to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics section under V_{IL} and V_{IH} .

Product Folder Links: LP3991



DSBGA MOUNTING

The DSBGA package requires specific mounting techniques which are detailed in the Texas Instruments Application Note (AN-1112). Referring to the section *Surface Mount Technology (SMT) Assenbly Considerations*, it should be noted that the pad style which must be used with the 4 pin package is NSMD (non-solder mask defined) type.

For best results during assembly, alignment ordinals on the PCB may be used to facilitate placement of the DSBGA device.

DSBGA LIGHT SENSITIVITY

Exposing the DSBGA device to direct sunlight may cause mis-operation of the device. Light sources such as halogen lamps can affect the electrical performance if brought near to the device.

The wavelengths which have most detrimental effect are reds and infra-reds, which means that fluorescent lighting, used inside most buildings will have little effect on performance.




Figure 18. LP3991 Used as a Post DC/DC regulator

POST-BUCK REGULATOR

Linear Post-Regulation can be an effective way to reduce ripple and switching noise from DC/DC convertors while still maintaining a reasonably high overall efficiency.

The LP3991 is particularly suitable for this role due to its low input voltage requirements. In addition, there is often no need for a separate input capacitor for the LP3991 as it can share the output cap of the DC/DC convertor.

Care of PCB layouts involving switching regulators is paramount. In particular, the ground paths for the LDO should be routed separately from the switcher ground and star connected close to the battery. Routing of the switch pin of the DC/DC convertor must be kept short to minimize radiated EMI. A low pass filter such as a ferrite bead or common mode choke on the battery input leads can further reduce radiated EMI.

Figure 18 shows a typical example using an LM3673, 350mA DC/DC buck regulator with a nominal output of 1.8V and a 1.5V LP3991. The overall efficiency will be greater than 70% over the full Li-lon battery voltage range. Maximum efficiency is achieved by minimizing the difference between V_{IN} and V_{OUT} of the LP3991. The LP3991-1.5 will remain in regulation down to an input voltage of 1.65V, so, in this case, a 1.8V buck with 5% tolerance is adequate for all conditions of temperature and load.

Product Folder Links: LP3991



MAXIMUM SUPPLY VOLTAGE AND THERMAL CONSIDERATIONS

Maximum recommended input voltage is 3.6V. The device may be operated at $4.0V\ V_{IN}$ if proper care is given to the board design in regard to thermal dissipation. As a guide please refer to the following table for ambient temperature at 2 input voltages and 2 load currents for the example board types.

| θ_{JA} | V _{IN} | V _{OUT} | I _{оит} | P _D | Ambient Temp. |
|---------------|-----------------|------------------|------------------|----------------|---------------|
| 88°C/W | 3.6V | 2.8V | 160mA | 0.130W | 113ºC |
| | | | 250mA | 0.200W | 107°C |
| | 4.0V | 2.8V | 160mA | 0.190W | 108°C |
| | | | 250mA | 0.300W | 98°C |
| 160°C/W | 3.6V | 2.8V | 160mA | 0.130W | 104°C |
| | | | 250mA | 0.200W | 93°C |
| | 4.0V | 2.8V | 160mA | 0.190W | 94°C |
| | | | 250mA | 0.300W | 77°C |



REVISION HISTORY

| Cł | hanges from Revision G (May 2013) to Revision H | Pag | ge |
|----|--|-----|----|
| • | Changed layout of National Data Sheet to TI format | | 12 |





3-May-2013

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Top-Side Markings | Samples |
|---------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|--------------------|--------------|-------------------|---------|
| LP3991TL-0.8/NOPB | ACTIVE | DSBGA | YZR | 4 | 250 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | | | Samples |
| LP3991TL-1.2/NOPB | ACTIVE | DSBGA | YZR | 4 | 250 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 125 | | Samples |
| LP3991TL-1.3/NOPB | ACTIVE | DSBGA | YZR | 4 | 250 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 125 | | Samples |
| LP3991TL-1.5/NOPB | ACTIVE | DSBGA | YZR | 4 | 250 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 125 | | Samples |
| LP3991TL-1.55/NOPB | ACTIVE | DSBGA | YZR | 4 | 250 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | | | Samples |
| LP3991TL-1.7/NOPB | ACTIVE | DSBGA | YZR | 4 | 250 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | | | Samples |
| LP3991TL-1.8/NOPB | ACTIVE | DSBGA | YZR | 4 | 250 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | | | Samples |
| LP3991TL-2.0/NOPB | ACTIVE | DSBGA | YZR | 4 | 250 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | | | Sample |
| LP3991TL-2.5/NOPB | ACTIVE | DSBGA | YZR | 4 | 250 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | | | Samples |
| LP3991TL-2.8/NOPB | ACTIVE | DSBGA | YZR | 4 | 250 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 125 | | Samples |
| LP3991TL-3.0/NOPB | ACTIVE | DSBGA | YZR | 4 | 250 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | | | Samples |
| LP3991TLX-0.8/NOPB | ACTIVE | DSBGA | YZR | 4 | 3000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | | | Samples |
| LP3991TLX-1.2/NOPB | ACTIVE | DSBGA | YZR | 4 | 3000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 125 | | Samples |
| LP3991TLX-1.3/NOPB | ACTIVE | DSBGA | YZR | 4 | 3000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 125 | | Samples |
| LP3991TLX-1.5/NOPB | ACTIVE | DSBGA | YZR | 4 | 3000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 125 | | Sample |
| LP3991TLX-1.55/NOPB | ACTIVE | DSBGA | YZR | 4 | 3000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | | | Sample |
| LP3991TLX-1.7/NOPB | ACTIVE | DSBGA | YZR | 4 | 3000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | | | Sample |



PACKAGE OPTION ADDENDUM

3-May-2013

| Orderable Device | Status | Package Type | _ | Pins | _ | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Top-Side Markings | Samples |
|--------------------|--------|--------------|---------|------|------|----------------------------|------------------|--------------------|--------------|-------------------|---------|
| | (1) | | Drawing | | Qty | (2) | | (3) | | (4) | |
| LP3991TLX-1.8/NOPB | ACTIVE | DSBGA | YZR | 4 | 3000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | | | Samples |
| LP3991TLX-2.0/NOPB | ACTIVE | DSBGA | YZR | 4 | 3000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | | | Samples |
| LP3991TLX-2.5/NOPB | ACTIVE | DSBGA | YZR | 4 | 3000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | | | Samples |
| LP3991TLX-2.8/NOPB | ACTIVE | DSBGA | YZR | 4 | 3000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 125 | | Samples |
| LP3991TLX-3.0/NOPB | ACTIVE | DSBGA | YZR | 4 | 3000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | | | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.



PACKAGE OPTION ADDENDUM

3-May-2013

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-May-2013

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| LP3991TL-0.8/NOPB | DSBGA | YZR | 4 | 250 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TL-1.2/NOPB | DSBGA | YZR | 4 | 250 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TL-1.3/NOPB | DSBGA | YZR | 4 | 250 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TL-1.5/NOPB | DSBGA | YZR | 4 | 250 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TL-1.55/NOPB | DSBGA | YZR | 4 | 250 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TL-1.7/NOPB | DSBGA | YZR | 4 | 250 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TL-1.8/NOPB | DSBGA | YZR | 4 | 250 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TL-2.0/NOPB | DSBGA | YZR | 4 | 250 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TL-2.5/NOPB | DSBGA | YZR | 4 | 250 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TL-2.8/NOPB | DSBGA | YZR | 4 | 250 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TL-3.0/NOPB | DSBGA | YZR | 4 | 250 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TLX-0.8/NOPB | DSBGA | YZR | 4 | 3000 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TLX-1.2/NOPB | DSBGA | YZR | 4 | 3000 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TLX-1.3/NOPB | DSBGA | YZR | 4 | 3000 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TLX-1.5/NOPB | DSBGA | YZR | 4 | 3000 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TLX-1.55/NOPB | DSBGA | YZR | 4 | 3000 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TLX-1.7/NOPB | DSBGA | YZR | 4 | 3000 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TLX-1.8/NOPB | DSBGA | YZR | 4 | 3000 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 8-May-2013

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| LP3991TLX-2.0/NOPB | DSBGA | YZR | 4 | 3000 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TLX-2.5/NOPB | DSBGA | YZR | 4 | 3000 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TLX-2.8/NOPB | DSBGA | YZR | 4 | 3000 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |
| LP3991TLX-3.0/NOPB | DSBGA | YZR | 4 | 3000 | 178.0 | 8.4 | 1.04 | 1.55 | 0.76 | 4.0 | 8.0 | Q1 |



*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LP3991TL-0.8/NOPB | DSBGA | YZR | 4 | 250 | 210.0 | 185.0 | 35.0 |
| LP3991TL-1.2/NOPB | DSBGA | YZR | 4 | 250 | 210.0 | 185.0 | 35.0 |
| LP3991TL-1.3/NOPB | DSBGA | YZR | 4 | 250 | 210.0 | 185.0 | 35.0 |
| LP3991TL-1.5/NOPB | DSBGA | YZR | 4 | 250 | 210.0 | 185.0 | 35.0 |
| LP3991TL-1.55/NOPB | DSBGA | YZR | 4 | 250 | 210.0 | 185.0 | 35.0 |
| LP3991TL-1.7/NOPB | DSBGA | YZR | 4 | 250 | 210.0 | 185.0 | 35.0 |
| LP3991TL-1.8/NOPB | DSBGA | YZR | 4 | 250 | 210.0 | 185.0 | 35.0 |
| LP3991TL-2.0/NOPB | DSBGA | YZR | 4 | 250 | 210.0 | 185.0 | 35.0 |
| LP3991TL-2.5/NOPB | DSBGA | YZR | 4 | 250 | 210.0 | 185.0 | 35.0 |
| LP3991TL-2.8/NOPB | DSBGA | YZR | 4 | 250 | 210.0 | 185.0 | 35.0 |
| LP3991TL-3.0/NOPB | DSBGA | YZR | 4 | 250 | 210.0 | 185.0 | 35.0 |
| LP3991TLX-0.8/NOPB | DSBGA | YZR | 4 | 3000 | 210.0 | 185.0 | 35.0 |
| LP3991TLX-1.2/NOPB | DSBGA | YZR | 4 | 3000 | 210.0 | 185.0 | 35.0 |



PACKAGE MATERIALS INFORMATION

www.ti.com 8-May-2013

| Device | Package Type | Package Drawing | Pins SPQ | | Length (mm) | Width (mm) | Height (mm) | |
|---------------------|--------------|-----------------|----------|------|-------------|------------|-------------|--|
| LP3991TLX-1.3/NOPB | DSBGA | YZR | 4 | 3000 | 210.0 | 185.0 | 35.0 | |
| LP3991TLX-1.5/NOPB | DSBGA | YZR | 4 | 3000 | 210.0 | 185.0 | 35.0 | |
| LP3991TLX-1.55/NOPB | DSBGA | YZR | 4 | 3000 | 210.0 | 185.0 | 35.0 | |
| LP3991TLX-1.7/NOPB | DSBGA | YZR | 4 | 3000 | 210.0 | 185.0 | 35.0 | |
| LP3991TLX-1.8/NOPB | DSBGA | YZR | 4 | 3000 | 210.0 | 185.0 | 35.0 | |
| LP3991TLX-2.0/NOPB | DSBGA | YZR | 4 | 3000 | 210.0 | 185.0 | 35.0 | |
| LP3991TLX-2.5/NOPB | DSBGA | YZR | 4 | 3000 | 210.0 | 185.0 | 35.0 | |
| LP3991TLX-2.8/NOPB | DSBGA | YZR | 4 | 3000 | 210.0 | 185.0 | 35.0 | |
| LP3991TLX-3.0/NOPB | DSBGA | YZR | 4 | 3000 | 210.0 | 185.0 | 35.0 | |



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>