

# LP38841-ADJ 0.8A Ultra Low Dropout Adjustable Linear Regulators Stable with Ceramic Output Capacitors

Check for Samples: LP38841-ADJ

### **FEATURES**

- Ideal for Conversion from 1.8V or 1.5V Inputs
- **Designed for Use with Low ESR Ceramic Capacitors**
- Ultra Low Dropout Voltage (75mV @ 0.8A Typ)
- 0.56V to 1.5V Adjustable Output Range
- Load Regulation of 0.1%/A (Typ)
- 30nA Quiescent Current in Shutdown (Typ)
- Low Ground Pin Current at all Loads
- **Over Temperature/Over Current Protection**
- Available in 8 Lead SO
- -40°C to +125°C Junction Temperature Range
- **UVLO Disables Output when V<sub>BIAS</sub> < 3.8V**

## **APPLICATIONS**

- **ASIC Power Supplies In:** 
  - Desktops, Notebooks, and Graphics Cards,
  - Gaming Set Top Boxes, Printers and **Copiers**
- Server Core and I/O Supplies
- **DSP and FPGA Power Supplies**
- **SMPS Post-Regulators**

### DESCRIPTION

The LP38841-ADJ is a high current, fast response regulator which can maintain output voltage regulation with minimum input to output voltage drop. Fabricated on a CMOS process, the device operates from two input voltages: Vbias provides voltage to drive the gate of the N-MOS power transistor, while Vin is the input voltage which supplies power to the load. The use of an external bias rail allows the part to operate from ultra low Vin voltages. Unlike bipolar CMOS architecture consumes regulators, the extremely low quiescent current at any output load current. The use of an N-MOS power transistor results in wide bandwidth, yet minimum external capacitance is required to maintain loop stability.

The fast transient response of these devices makes suitable for them use in powering DSP. Microcontroller Core voltages and Switch Mode Power Supply post regulators. The parts are available in the SO package.

**Dropout Voltage:** 75 mV (typ) @ 0.8A load current.


Quiescent Current: 30 mA (typ) at full load.

Shutdown Current: 30 nA (typ) when S/D pin is low.

Voltage: Precision Reference 1.5% room

temperature accuracy.

## **Typical Application Circuit**



<sup>\*</sup> Minimum value required if Tantalum capacitor is used (see APPLICATION HINTS).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



## **Connection Diagram**





Figure 1. SO-8 - Top View

## **PIN DESCRIPTION**

| Pin<br>Number | Pin<br>Name | Pin<br>Description   |
|---------------|-------------|--|
| 1             | ADJ         | The Adjust pin is used to set the regulated output voltage by connecting it to the external resistors R1 and R2 (see Typical Application Circuit).   |
| 2             | OUTPUT      | The regulated output voltage is connected to this pin.   |
| 3             | BIAS        | The Bias pin is used to provide the low current bias voltage to the chip which operates the internal circuitry and provides drive voltage for the N-FET.   |
| 4, 5          | GND         | These are the power and analog grounds for the IC. Connect both pins to ground.  |
| 6             | SHUTDOWN    | This provides a low power shutdown function which turns the regulated output OFF. Tie to $V_{\text{BIAS}}$ if this function is not used.   |
| 7             | INPUT       | The high current input voltage which is regulated down to the nominal output voltage must be connected to this pin. Because the bias voltage to operate the chip is provided separately, the input voltage can be as low as a few hundred millivolts above the output voltage. |
| 8             | N/C         | This pin is floating, it has no internal connection.   |
| DAP           | DAP         | The SO DAP is a thermal connection that is physically connected to the backside of the die, and is used as a thermal connection to the PC Board copper. The DAP is not a ground pin connection, but should be connected to ground potential.                                   |

## **Block Diagram**





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



## **ABSOLUTE MAXIMUM RATINGS**(1)(2)

| Storage Temperature Range                   |                      | −65°C to +150°C    |  |
|---|----------------------|--------------------|--|
| Lead Temp. (Soldering, 5 se                 | econds)              | 260°C              |  |
| EOD Detien                                  | Human Body Model (3) | 2 kV               |  |
| ESD Rating                                  | Machine Model (4)    | 200V               |  |
| Power Dissipation (5)                       |                      | Internally Lim     |  |
| V <sub>IN</sub> Supply Voltage (Survival)   |                      | -0.3V to +6V       |  |
| V <sub>BIAS</sub> Supply Voltage (Survival) |                      | -0.3V to +7V       |  |
| Shutdown Input Voltage (Su                  | rvival)              | -0.3V to +7V       |  |
| V <sub>ADJ</sub>                            |                      | -0.3V to +6V       |  |
| I <sub>OUT</sub> (Survival) <sup>(6)</sup>  |                      | Internally Limited |  |
| Output Voltage (Survival)                   |                      |                    |  |
| Junction Temperature                        |                      | -40°C to +150°C    |  |

- (1) Absolute maximum ratings indicate limits beyond which damage to the component may occur. Operating ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications, see the ELECTRICAL CHARACTERISTICS. Specifications do not apply when operating the device outside of its rated operating conditions.
- (2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.
- (3) The human body model is a 100 pF capacitor discharged through a 1.5k resistor into each pin.
- (4) The machine model is a 220 pF capacitor discharged directly into each pin.
- (5) At elevated temperatures, device power dissipation must be derated based on package thermal resistance and heatsink thermal values. If power dissipation causes the junction temperature to exceed specified limits, the device will go into thermal shutdown.
- (6) If used in a dual-supply system where the regulator load is returned to a negative supply, the output pin must be diode clamped to ground.

## **OPERATING RATINGS**

| V <sub>IN</sub> Supply Voltage       | (V <sub>OUT</sub> + V <sub>DO</sub> ) to 5.5V |
|--------------------------------------|---|
| Shutdown Input Voltage               | 0 to +5.5V                                    |
| Гоит                                 | 0.8A  |
| Operating Junction Temperature Range | −40°C to +125°C                               |
| V <sub>BIAS</sub> Supply Voltage     | 4.5V to 5.5V                                  |
| V <sub>OUT</sub>                     | 0.56V to 1.5V                                 |

### **ELECTRICAL CHARACTERISTICS**

Limits in standard typeface are for  $T_J$  = 25°C, and limits in **boldface type** apply over the full operating temperature range. Unless otherwise specified:  $V_{IN} = V_O(NOM) + 1V$ ,  $V_{BIAS} = 4.5V$ ,  $I_L = 10$  mA,  $C_{IN} = 10$   $\mu$ F CER,  $C_{OUT} = 22$   $\mu$ F CER,  $V_{S/D} = V_{BIAS}$ . Min/Max limits are specified through testing, statistical correlation, or design.

| Symbol                     | Parameter                                     | Conditions  | MIN   | TYP <sup>(1)</sup> | MAX               | Units |
|----------------------------|---|---|-------|--------------------|-------------------|-------|
| $V_{ADJ}$                  | Adjust Pin Voltage                            | 10 mA < I <sub>L</sub> < 0.8A                                       | 0.552 | 0.56               | 0.568             |       |
|                            |   | $V_{O}(NOM) + 1V \le V_{IN} \le 5.5V$<br>4.5V \le V_{BIAS} \le 5.5V | 0.543 |                    | 0.577             | V     |
| I <sub>ADJ</sub>           | Adjust Pin Bias Current                       |   |       | 1                  |                   | μΑ    |
| $\Delta V_O/\Delta V_{IN}$ | Output Voltage Line Regulation (2)            | $V_O(NOM) + 1V \le V_{IN} \le 5.5V$                                 |       | 0.01               |                   | %/V   |
| $\Delta V_O/\Delta I_L$    | Output Voltage Load Regulation <sup>(3)</sup> | 10 mA < I <sub>L</sub> < 0.8A                                       |       | 0.1                | 0.4<br><b>1.3</b> | %/A   |
| $V_{DO}$                   | Dropout Voltage <sup>(4)</sup>                | I <sub>L</sub> = 0.8A   |       | 75                 | 120<br><b>205</b> | mV    |

- (1) Typical numbers represent the most likely parametric norm for 25°C operation.
- (2) Output voltage line regulation is defined as the change in output voltage from nominal value resulting from a change in input voltage.
- (3) Output voltage load regulation is defined as the change in output voltage from nominal value as the load current increases from no load to full load.
- 4) Dropout voltage is defined as the minimum input to output differential required to maintain the output with 2% of nominal value.

Product Folder Links: LP38841-ADJ



## **ELECTRICAL CHARACTERISTICS (continued)**

Limits in standard typeface are for  $T_J$  = 25°C, and limits in **boldface type** apply over the full operating temperature range. Unless otherwise specified:  $V_{IN} = V_O(NOM) + 1V$ ,  $V_{BIAS} = 4.5V$ ,  $I_L = 10$  mA,  $C_{IN} = 10$   $\mu$ F CER,  $C_{OUT} = 22$   $\mu$ F CER,  $V_{S/D} = V_{BIAS}$ . Min/Max limits are specified through testing, statistical correlation, or design.

| Symbol                    | Parameter  | Conditions  | MIN | TYP <sup>(1)</sup> | MAX             | Units         |
|---------------------------|--|---|-----|--------------------|-----------------|---------------|
| $I_Q(V_{IN})$             | Quiescent Current Drawn from V <sub>IN</sub> Supply            | 10 mA < I <sub>L</sub> < 0.8A                         |     | 30                 | 35<br><b>40</b> | mA            |
|                           |  | $V_{S/D} \le 0.3V$                                    |     | 0.06               | 1<br><b>30</b>  | μΑ            |
| $I_Q(V_{BIAS})$           | Quiescent Current Drawn from V <sub>BIAS</sub> Supply          | 10 mA < I <sub>L</sub> < 0.8A                         |     | 2                  | 4<br><b>6</b>   | mA            |
|                           |  | $V_{\overline{S/D}} \le 0.3V$                         |     | 0.03               | 1<br><b>30</b>  | μΑ            |
| UVLO                      | V <sub>BIAS</sub> Voltage Where Regulator<br>Output Is Enabled |   |     | 3.8                |                 | V             |
| I <sub>SC</sub>           | Short-Circuit Current  | V <sub>OUT</sub> = 0V                                 |     | 2.6                |                 | Α             |
| Shutdown Inp              | ut   |   |     |                    |                 |               |
| $V_{SDT}$                 | Output Turn-off Threshold                                      | Output = ON   |     | 0.7                | 1.3             |               |
|                           |  | Output = OFF  | 0.3 | 0.7                |                 | V             |
| Td (OFF)                  | Turn-OFF Delay   | R <sub>LOAD</sub> X C <sub>OUT</sub> << Td (OFF)      |     | 20                 |                 |               |
| Td (ON)                   | Turn-ON Delay  | R <sub>LOAD</sub> X C <sub>OUT</sub> << Td (ON)       |     | 15                 |                 | μs            |
| I <sub>S/D</sub>          | S/D Input Current  | V <sub>S/D</sub> =1.3V                                |     | 1                  |                 |               |
|                           |  | V <sub>S/D</sub> ≤ 0.3V                               |     | -1                 |                 | μΑ            |
| $\theta_{J-A}$            | Junction to Ambient Thermal Resistance                         | SO-8 Package (5)                                      |     | 43                 |                 | °C/W          |
| AC Parameter              | s  |   |     |                    |                 |               |
| PSRR (V <sub>IN</sub> )   | Ripple Rejection for V <sub>IN</sub> Input                     | V <sub>IN</sub> = V <sub>OUT</sub> +1V, f = 120 Hz    |     | 80                 |                 |               |
|                           | Voltage  | V <sub>IN</sub> = V <sub>OUT</sub> + 1V, f = 1 kHz    |     | 65                 |                 | ٩D            |
| PSRR (V <sub>BIAS</sub> ) | Ripple Rejection for V <sub>BIAS</sub> Voltage                 | V <sub>BIAS</sub> = V <sub>OUT</sub> + 3V, f = 120 Hz |     | 58                 |                 | dB            |
|                           |  | V <sub>BIAS</sub> = V <sub>OUT</sub> + 3V, f = 1 kHz  |     | 58                 |                 |               |
|                           | Output Noise Density   | f = 120 Hz  |     | 1                  |                 | μV/root-Hz    |
| e <sub>n</sub>            | Output Noise Voltage   | BW = 10 Hz - 100 kHz                                  |     | 150                |                 | \/ (********* |
|                           | $V_{OUT} = 1.5V$   | BW = 300 Hz - 300 kHz                                 |     | 90                 |                 | μV (rms)      |

<sup>(5)</sup> For optimum heat dissipation, the exposed DAP on the bottom of the SO package must be soldered to a copper plane or connected using thermal vias to an internal copper plane.



### TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise specified: T<sub>J</sub> = 25°C, C<sub>IN</sub> = 10  $\mu$ F CER, C<sub>OUT</sub> = 22  $\mu$ F CER, C<sub>BIAS</sub> = 1  $\mu$ F CER,  $\overline{S/D}$  Pin is tied to V<sub>BIAS</sub>, V<sub>OUT</sub> = 1.2V, I<sub>L</sub> = 10mA, V<sub>BIAS</sub> = 5V, V<sub>IN</sub> = V<sub>OUT</sub> + 1V.






Figure 2.



**VIN PSRR** 






Figure 3.




Figure 5.




Figure 7.



## **TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

Unless otherwise specified: T<sub>J</sub> = 25°C, C<sub>IN</sub> = 10  $\mu$ F CER, C<sub>OUT</sub> = 22  $\mu$ F CER, C<sub>BIAS</sub> = 1  $\mu$ F CER,  $\overline{S/D}$  Pin is tied to V<sub>BIAS</sub>, V<sub>OUT</sub> = 1.2V, I<sub>L</sub> = 10mA, V<sub>BIAS</sub> = 5V, V<sub>IN</sub> = V<sub>OUT</sub> + 1V.




Figure 8.




Figure 9.



#### APPLICATION HINTS

### SETTING THE OUTPUT VOLTAGE

### (Refer to Typical Application Circuit)

The output voltage is set using the resistive divider R1 and R2. The output voltage is given by the formula:

$$V_{OUT} = V_{ADJ} x (1 + R1 / R2)$$
 (1)

The value of R2 must be 10k or less for proper operation.

#### **EXTERNAL CAPACITORS**

To assure regulator stability, input and output capacitors are required as shown in the Typical Application Circuit.

#### OUTPUT CAPACITOR

An output capacitor is required on the LP3884X devices for loop stability. The minimum value of capacitance necessary depends on type of capacitor: if a solid Tantalum capacitor is used, the part is stable with capacitor values as low as  $4.7\mu F$ . If a ceramic capacitor is used, a minimum of  $22~\mu F$  of capacitance must be used (capacitance may be increased without limit). The reason a larger ceramic capacitor is required is that the output capacitor sets a pole which limits the loop bandwidth. The Tantalum capacitor has a higher ESR than the ceramic which provides more phase margin to the loop, thereby allowing the use of a smaller output capacitor because adequate phase margin can be maintained out to a higher crossover frequency. The tantalum capacitor will typically also provide faster settling time on the output after a fast changing load transient occurs, but the ceramic capacitor is superior for bypassing high frequency noise.

The output capacitor must be located less than one centimeter from the output pin and returned to a clean analog ground. Care must be taken in choosing the output capacitor to ensure that sufficient capacitance is provided over the full operating temperature range. If ceramics are selected, only X7R or X5R types may be used because Z5U and Y5F types suffer severe loss of capacitance with temperature and applied voltage and may only provide 20% of their rated capacitance in operation.

## **INPUT CAPACITOR**

The input capacitor is also critical to loop stability because it provides a low source impedance for the regulator. The minimum required input capacitance is 10  $\mu$ F ceramic (Tantalum not recommended). The value of C<sub>IN</sub> may be increased without limit. As stated above, X5R or X7R must be used to ensure sufficient capacitance is provided. The input capacitor must be located less than one centimeter from the input pin and returned to a clean analog ground.

#### FEED FORWARD CAPACITOR

#### (Refer to Typical Application Circuit)

A capacitor placed across R1 can provide some additional phase margin and improve transient response. The capacitor C<sub>FF</sub> and R1 form a zero in the loop response given by the formula:

$$F_Z = 1 / (2 \times \pi \times C_{FF} \times R1)$$
 (2)

For best effect, select  $C_{FF}$  so the zero frequency is approximately 70 kHz. The phase lead provided by  $C_{FF}$  drops as the output voltage gets closer to 0.56V (and R1 reduces in value). The reason is that  $C_{FF}$  also forms a pole whose frequency is given by:

$$F_P = 1 / (2 \times \pi \times C_{FF} \times R1 // R2)$$
 (3)

As R1 reduces, the two equations come closer to being equal and the pole and zero begin to cancel each other out which removes the beneficial phase lead of the zero.

#### **BIAS CAPACITOR**

The 0.1µF capacitor on the bias line can be any good quality capacitor (ceramic is recommended).



### **BIAS VOLTAGE**

The bias voltage is an external voltage rail required to get gate drive for the N-FET pass transistor. Bias voltage must be in the range of 4.5 - 5.5V to assure proper operation of the part.

### **UNDER VOLTAGE LOCKOUT**

The bias voltage is monitored by a circuit which prevents the regulator output from turning on if the bias voltage is below approximately 3.8V.

## SHUTDOWN OPERATION

Pulling down the shutdown  $(\overline{S/D})$  pin will turn-off the regulator. The  $\overline{S/D}$  pin must be actively terminated through a pull-up resistor (10 k $\Omega$  to 100 k $\Omega$ ) for a proper operation. If this pin is driven from a source that actively pulls high and low (such as a CMOS rail to rail comparator), the pull-up resistor is not required. This pin must be tied to Vin if not used.

### POWER DISSIPATION/HEATSINKING

Heatsinking for the SO-8 package is accomplished by allowing heat to flow through the exposed DAP on the bottom of the package into the copper on the PC board. The exposed DAP must be soldered down to a copper plane to get good heat transfer. It can also be connected through thermal vias to internal copper planes. Since the DAP is physically connected to the backside of the die, it must be held at ground potential. Under all possible conditions, the junction temperature must be within the range specified under operating conditions.





## **REVISION HISTORY**

| Changes from Revision B (April 2013) to Revision C |  |   |  |  |  |  |
|--|--|---|--|--|--|--|
| •  | Changed layout of National Data Sheet to TI format | 8 |  |  |  |  |

Product Folder Links: LP38841-ADJ





11-Apr-2013

### PACKAGING INFORMATION

| Orderable Device    | Status | Package Type | _       | Pins | Package | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp       | Op Temp (°C) | Top-Side Markings | Samples |
|---------------------|--------|--------------|---------|------|---------|----------------------------|------------------|---------------------|--------------|-------------------|---------|
|                     | (1)    |              | Drawing |      | Qty     | (2)                        |                  | (3)                 |              | (4)               |         |
| LP38841MR-ADJ       | ACTIVE | SO PowerPAD  | DDA     | 8    | 95      | TBD                        | Call TI          | Call TI             | -40 to 125   | L38841<br>MRADJ   | Samples |
| LP38841MR-ADJ/NOPB  | ACTIVE | SO PowerPAD  | DDA     | 8    | 95      | Green (RoHS<br>& no Sb/Br) | CU SN            | Level-3-260C-168 HR | -40 to 125   | L38841<br>MRADJ   | Samples |
| LP38841MRX-ADJ      | ACTIVE | SO PowerPAD  | DDA     | 8    | 2500    | TBD                        | Call TI          | Call TI             | -40 to 125   | L38841<br>MRADJ   | Samples |
| LP38841MRX-ADJ/NOPB | ACTIVE | SO PowerPAD  | DDA     | 8    | 2500    | Green (RoHS<br>& no Sb/Br) | CU SN            | Level-3-260C-168 HR | -40 to 125   | L38841<br>MRADJ   | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.





11-Apr-2013

## PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013


## TAPE AND REEL INFORMATION





|    | Dimension designed to accommodate the component width     |
|----|---|
|    | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


| Device              |                    | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|---------------------|--------------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| LP38841MRX-ADJ      | SO<br>Power<br>PAD | DDA                | 8 | 2500 | 330.0                    | 12.4                     | 6.5        | 5.4        | 2.0        | 8.0        | 12.0      | Q1               |
| LP38841MRX-ADJ/NOPB | SO<br>Power<br>PAD | DDA                | 8 | 2500 | 330.0                    | 12.4                     | 6.5        | 5.4        | 2.0        | 8.0        | 12.0      | Q1               |

www.ti.com 8-Apr-2013



### \*All dimensions are nominal

| Device              | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LP38841MRX-ADJ      | SO PowerPAD  | DDA             | 8    | 2500 | 367.0       | 367.0      | 35.0        |
| LP38841MRX-ADJ/NOPB | SO PowerPAD  | DDA             | 8    | 2500 | 367.0       | 367.0      | 35.0        |



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

## Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>