

3A Fast-Response High-Accuracy LDO Linear Regulator with Enable

Check for Samples: LP38856

FEATURES

- Standard V_{OUT} Values of 0.8V and 1.2V
- Wide V_{BIAS} Supply Operating Range of 3.0V to 5.5V
- Stable with 10 µF Ceramic Capacitors
- Dropout Voltage of 240 mV (Typical) at 3A Load Current
- Precision Output Voltage Across all Line and Load Conditions:
 - ±1.0% for $T_1 = 25$ °C
 - ±2.0% for 0°C ≤ T_J ≤ +125°C
 - ±3.0% for -40°C ≤ T_J ≤ +125°C
- Over-Temperature and Over-Current Protection
- Available in 5 Lead TO-220 and DDPAK/TO-263 Packages
- Custom V_{OUT} Values Between 0.8V and 1.2V are Available
- -40°C to +125°C Operating Temperature Range

APPLICATIONS

- ASIC Power Supplies In:
 - Desktops, Notebooks, and Graphics Cards, Servers
 - Gaming Set Top Boxes, Printers and Copiers
- Server Core and I/O Supplies
- DSP and FPGA Power Supplies
- SMPS Post-Regulator

DESCRIPTION

The LP38856 is a high-current, fast-response regulator which can maintain output voltage regulation with an extremely low input to output voltage drop. Fabricated on a CMOS process, the device operates from two input voltages: V_{BIAS} provides power for the internal bias and control circuits, as well as drive for the gate of the N-MOS power transistor, while V_{IN} supplies power to the load. The use of an external bias rail allows the part to operate from ultra low V_{IN} voltages. Unlike bipolar regulators, the CMOS architecture consumes extremely low quiescent current at any output load current. The use of an N-MOS power transistor results in wide bandwidth, yet minimum external capacitance is required to maintain loop stability.

The fast transient response of this device makes it suitable for use in powering DSP, Microcontroller Core voltages and Switch Mode Power Supply post regulators. The LP38856 is available in TO-220 and DDPAK/TO-263 5-Lead packages.


Dropout Voltage: 240 mV (typical) at 3A load current.

Low Ground Pin Current: 10 mA (typical) at 3A load current.

Shutdown Current: 1 μA (typical) $I_{IN(GND)}$ when EN pin is low.

Precision Output Voltage: $\pm 1.0\%$ for $T_J = 25^{\circ}C$ and $\pm 2.0\%$ for $0^{\circ}C \le T_J \le +125^{\circ}C$, across all line and load conditions

Typical Application Circuit



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



Connection Diagram




Figure 1. DDPAK/TO-263 – Top View See Package Number KTT0005B




Figure 2. TO-220 – Top View See Package Number NDH0005D

PIN DESCRIPTIONS TO-220-5 and DDPAK/TO-263-5 Packages

Pin #	Pin Symbol	Pin Description
1	EN	The device Enable pin.
2	IN	The unregulated input voltage pin
3	GND	Ground
4	OUT	The regulated output voltage pin
5	BIAS	The supply for the internal control and reference circuitry
TAB	TAB	The TAB is a thermal connection that is physically attached to the backside of the die, and is used as a thermal heat-sink connection. See the Application Information section for details



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

Storage Temperature Range	3	−65°C to +150°C
Lead Temperature Soldering	ı, 5 seconds	260°C
ESD Rating	±2 kV	
Power Dissipation (4)	Internally Limited	
V _{IN} Supply Voltage (Survival	-0.3V to +6.0V	
V _{BIAS} Supply Voltage (Surviv	val)	-0.3V to +6.0V
V _{EN} Voltage (Survival)		-0.3V to +6.0V
V _{OUT} Voltage (Survival)		-0.3V to +6.0V
I _{OUT} Current (Survival)	Internally Limited	
Junction Temperature	<u> </u>	-40°C to +150°C

- (1) Absolute maximum ratings indicate limits beyond which damage to the component may occur. Operating ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications, see Electrical Characteristics. Specifications do not apply when operating the device outside of its rated operating conditions.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) The Human Body Model (HBM) is a 100 pF capacitor discharged through a 1.5k resistor into each pin. Test method is per JESD22-A114. The HBM rating for device pin 1 (EN) is ±1.5 kV.
- (4) Device power dissipation must be de-rated based on device power dissipation (T_D), ambient temperature (T_A), and package junction to ambient thermal resistance (θ_{JA}). Additional heat-sinking may be required to ensure that the device junction temperature (T_J) does not exceed the maximum operating rating. See the Application Information section for details.

www.ti.com

Operating Ratings⁽¹⁾

V _{IN} Supply Voltage	$(V_{OUT} + V_{DO})$ to V_{BIAS}
V _{BIAS} Supply Voltage	3.0V to 5.5V
V _{EN} Enable Input Voltage	0.0V to V _{BIAS}
I _{OUT}	0 mA to 3.0A
Junction Temperature Range ⁽²⁾	−40°C to +125°C

- (1) Absolute maximum ratings indicate limits beyond which damage to the component may occur. Operating ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications, see Electrical Characteristics. Specifications do not apply when operating the device outside of its rated operating conditions.
- (2) Device power dissipation must be de-rated based on device power dissipation (T_D), ambient temperature (T_A), and package junction to ambient thermal resistance (θ_{JA}). Additional heat-sinking may be required to ensure that the device junction temperature (T_J) does not exceed the maximum operating rating. See the Application Information section for details.

Electrical Characteristics

Unless otherwise specified: $V_{IN} = V_{OUT(NOM)} + 1V$, $V_{BIAS} = 3.0V$, $I_{OUT} = 10$ mA, $C_{IN} = C_{OUT} = 10$ µF, $C_{BIAS} = 1$ µF, $V_{EN} = V_{BIAS}$. Limits in standard type are for $T_J = 25^{\circ}$ C only; limits in **boldface type** apply over the junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only.

Symbol	Parameter	Conditions	MIN	TYP	MAX	Units	
		$\begin{aligned} &V_{OUT(NOM)} + 1V \leq V_{IN} \leq V_{BIAS}, \\ &3.0V \leq V_{BIAS} \leq 5.5V, \\ &10 \text{ mA} \leq I_{OUT} \leq 3.0A \end{aligned}$	-1.0 -3.0	0.0	+1.0 +3.0		
V _{OUT}	Output Voltage Tolerance	$\begin{split} &V_{OUT(NOM)} + 1V \leq V_{IN} \leq V_{BIAS}, \\ &3.0V \leq V_{BIAS} \leq 5.5V, \\ &10 \text{ mA} \leq I_{OUT} \leq 3.0A, \\ &0^{\circ}C \leq T_{J} \leq 125^{\circ}C \end{split}$	-2.0	0	+2.0	%	
$\Delta V_{OUT}/\Delta V_{IN}$	Line Regulation, V _{IN} ⁽¹⁾	$V_{OUT(NOM)} + 1V \le V_{IN} \le V_{BIAS}$	-	0.04	-	%/V	
$\Delta V_{OUT}/\Delta V_{BIAS}$	Line Regulation, V _{BIAS} ⁽¹⁾	$3.0V \le V_{BIAS} \le 5.5V$	-	0.10	-	%/V	
$\Delta V_{OUT}/\Delta I_{OUT}$	Output Voltage Load Regulation (2)	10 mA ≤ I _{OUT} ≤ 3.0A	-	0.2	-	%/A	
V _{DO}	Dropout Voltage V _{IN} - V _{OUT} ⁽³⁾	I _{OUT} = 3.0A	-	240	300 450	mV	
		LP38856-0.8 10 mA ≤ I _{OUT} ≤ 3.0A	-	7.0	8.5 9.0	A	
I _{GND(IN)}	Ground Pin Current Drawn from V _{IN} Supply	LP38856-1.2 10 mA ≤ I _{OUT} ≤ 3.0A	-	11	12 15	mA	
		V _{EN} ≤ 0.5V	-	1.0	10 300	μΑ	
	Ground Pin Current Drawn from	10 mA ≤ I _{OUT} ≤ 3.0A	-	3.0	3.8 4.5	mA	
I _{GND} (BIAS)	V _{BIAS} Supply	V _{EN} ≤ 0.5V	-	100	170 200	μΑ	
UVLO	Under-Voltage Lock-Out Threshold	V _{BIAS} rising until device is functional	2.20 2.00	2.45	2.70 2.90	V	
UVLO _(HYS)	Under-Voltage Lock-Out Hysteresis	V _{BIAS} falling from UVLO threshold until device is non-functional	60 50	150	300 350	mV	
I _{SC}	Output Short-Circuit Current	$V_{IN} = V_{OUT(NOM)} + 1V,$ $V_{BIAS} = 3.0V, V_{OUT} = 0.0V$	-	6.2	-	Α	
ENABLE Pin							
		$V_{EN} = V_{BIAS}$	-	0.01	-		
I _{EN}	ENABLE pin Current	$V_{EN} = 0.0V, V_{BIAS} = 5.5V$	-19 -13	-30	-40 -51	μA	
V _{EN(ON)}	Enable Voltage Threshold	V _{EN} rising until Output = ON	1.00 0.90	1.25	1.50 1.55	V	

- (1) Output voltage line regulation is defined as the change in output voltage from nominal value resulting from a change in input voltage.
- (2) Output voltage load regulation is defined as the change in output voltage from nominal value as the load current increases from no load to full load.

⁽³⁾ Dropout voltage is defined the as input to output voltage differential (V_{IN} - V_{OUT}) where the input voltage is low enough to cause the output voltage to drop no more than 2% from the nominal value



Electrical Characteristics (continued)

Unless otherwise specified: $V_{IN} = V_{OUT(NOM)} + 1V$, $V_{BIAS} = 3.0V$, $I_{OUT} = 10$ mA, $C_{IN} = C_{OUT} = 10$ μ F, $C_{BIAS} = 1\mu$ F, $V_{EN} = V_{BIAS}$. Limits in standard type are for $T_J = 25^{\circ}$ C only; limits in **boldface type** apply over the junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only.

Symbol	Parameter	Conditions	MIN	TYP	MAX	Units	
V _{EN(HYS)}	Enable Voltage Hysteresis	V _{EN} falling from V _{EN(ON)} until Output = OFF	50 30	100	150 200	mV	
t _{OFF}	Turn-OFF Delay Time	R _{LOAD} × C _{OUT} << t _{OFF}	-	20	-		
t _{ON}	Turn-ON Delay Time	R _{LOAD} × C _{OUT} << t _{ON}	-	15	-	μs	
C Parameter	rs						
PSRR Ripple Rejection for V _{IN} Input		V _{IN} = V _{OUT} +1V, f = 120 Hz	-	80	-		
(V _{IN})	Voltage	$V_{IN} = V_{OUT} + 1V,$ f = 1 kHz	-	65	-	- dB	
PSRR	Dinala Daiastian for V Valtage	V _{BIAS} = V _{OUT} + 3V, f = 120 Hz	-	58	-	٩D	
(V _{BIAS})	Ripple Rejection for V _{BIAS} Voltage	$V_{BIAS} = V_{OUT} + 3V,$ f = 1 kHz	-	58	-	dB	
	Output Noise Density	f = 120 Hz	-	1	-	μV/√ Hz	
e _n	O	BW = 10 Hz - 100 kHz	-	150	-	μV (rms)	
	Output Noise Voltage	BW = 300 Hz - 300 kHz	-	90	-		
hermal Para	meters		•				
T_{SD}	Thermal Shutdown Junction Temperature		-	160	-	°C	
T _{SD(HYS)}	Thermal Shutdown Hysteresis		-	10	-		
	Thermal Resistance, Junction to	TO-220-5	-	60	-	1	
θ_{JA}	Ambient ⁽⁴⁾	DDPAK/TO-263-5	-	60	-	0000	
0	Thermal Resistance, Junction to	TO-220-5	-	3	-	°C/W	
θ_{JC}	Case ⁽⁴⁾	DDPAK/TO-263-5	-	3	-		

⁽⁴⁾ Device power dissipation must be de-rated based on device power dissipation (T_D), ambient temperature (T_A), and package junction to ambient thermal resistance (θ_{JA}). Additional heat-sinking may be required to ensure that the device junction temperature (T_J) does not exceed the maximum operating rating. See the Application Information section for details.



Typical Performance Characteristics

Unless otherwise specified: $T_J = 25$ °C, $V_{IN} = V_{OUT(NOM)} + 1V$, $V_{BIAS} = 3.0V$, $I_{OUT} = 10$ mA, $C_{IN} = C_{OUT} = 10$ μF Ceramic, $C_{BIAS} = 1$ μF Ceramic, $V_{EN} = V_{BIAS}$.







Figure 3.










Figure 4.




Figure 6.





Figure 8.




Typical Performance Characteristics (continued)


Unless otherwise specified: $T_J = 25$ °C, $V_{IN} = V_{OUT(NOM)} + 1V$, $V_{BIAS} = 3.0V$, $I_{OUT} = 10$ mA, $C_{IN} = C_{OUT} = 10$ μF Ceramic, $C_{BIAS} = 1$ μF Ceramic, $V_{EN} = V_{BIAS}$.




Enable Thresholds (V_{EN}) vs Temperature




Enable Pull-Up Resistor (r_{EN}) vs Temperature






UVLO Thresholds vs Temperature



Enable Pull-Down Current (I_{EN}) vs Temperature

Figure 10.



VIN Line Transient Response




Figure 14.



Typical Performance Characteristics (continued)

Unless otherwise specified: $T_J = 25$ °C, $V_{IN} = V_{OUT(NOM)} + 1V$, $V_{BIAS} = 3.0V$, $I_{OUT} = 10$ mA, $C_{IN} = C_{OUT} = 10$ μF Ceramic, $C_{BIAS} = 1$ μF Ceramic, $V_{EN} = V_{BIAS}$.






Figure 15.



Load Transient Respose, C_{OUT} = 10 μF Ceramic







Figure 16.






Figure 18.

Load Transient Response, $C_{OUT} = 100 \mu F$ Ceramic




Figure 20.



Typical Performance Characteristics (continued)

Unless otherwise specified: $T_J = 25$ °C, $V_{IN} = V_{OUT(NOM)} + 1V$, $V_{BIAS} = 3.0V$, $I_{OUT} = 10$ mA, $C_{IN} = C_{OUT} = 10$ μF Ceramic, $C_{BIAS} = 1$ μF Ceramic, $V_{EN} = V_{BIAS}$.





Figure 21.







Figure 23.



Load Transient Response, C_{OUT} = 100 μF Tantalum




Figure 22.






Figure 24.





Block Diagram



APPLICATION INFORMATION

EXTERNAL CAPACITORS

To assure regulator stability, capacitors are required on the input, output and bias pins as shown in the Typical Application Circuit.

Output Capacitor

A minimum output capacitance of 10 μ F, ceramic, is required for stability. The amount of output capacitance can be increased without limit. The output capacitor must be located less than 1 cm from the output pin of the IC and returned to the device ground pin with a clean analog ground.

Only high quality ceramic types such as X5R or X7R should be used, as the Z5U and Y5F types do not provide sufficient capacitance over temperature.

Tantalum capacitors will also provide stable operation across the entire operating temperature range. However, the effects of ESR may provide variations in the output voltage during fast load transients. Using the minimum recommended 10 µF ceramic capacitor at the output will allow unlimited capacitance, Tantalum and/or Aluminum, to be added in parallel.

Input Capacitor

The input capacitor must be at least 10 μ F, but can be increased without limit. It's purpose is to provide a low source impedance for the regulator input. A ceramic capacitor, X5R or X7R, is recommended.

Tantalum capacitors may also be used at the input pin. There is no specific ESR limitation on the input capacitor (the lower, the better).

Aluminum electrolytic capacitors can be used, but are not recommended as their ESR increases very quickly at cold temperatures. They are not recommended for any application where the ambient temperature falls below 0°C.



Bias Capacitor

The capacitor on the bias pin must be at least 1 µF. It can be any good quality capacitor (ceramic is recommended).

INPUT VOLTAGE

The input voltage (V_{IN}) is the high current external voltage rail that will be regulated down to a lower voltage, which is applied to the load. The input voltage must be at least $V_{OUT} + V_{DO}$, and no higher than whatever value is used for V_{BIAS} .

BIAS VOLTAGE

The bias voltage (V_{BIAS}) is a low current external voltage rail required to bias the control circuitry and provide gate drive for the N-FET pass transistor. The bias voltage must be in the range of 3.0V to 5.5V to ensure proper operation of the device.

UNDER VOLTAGE LOCKOUT

The bias voltage is monitored by a circuit which prevents the device from functioning when the bias voltage is below the Under-Voltage Lock-Out (UVLO) threshold of approximately 2.45V.

As the bias voltage rises above the UVLO threshold the device control circuitry become active. There is approximately 150 mV of hysteresis built into the UVLO threshold to provide noise immunity.

When the bias voltage is between the UVLO threshold and the Minimum Operating Rating value of 3.0V the device will be functional, but the operating parameters will not be within the specified limits.

SUPPLY SEQUENCING

There is no requirement for the order that V_{IN} or V_{BIAS} are applied or removed. However, the output voltage cannot be specified until both V_{IN} and V_{BIAS} are within the range of specified operating values.

If used in a dual-supply system where the regulator load is returned to a negative supply, the output pin must be diode clamped to ground. A Schottky diode is recommend for this diode clamp.

REVERSE VOLTAGE

A reverse voltage condition will exist when the voltage at the output pin is higher than the voltage at the input pin. Typically this will happen when V_{IN} is abruptly taken low and C_{OUT} continues to hold a sufficient charge such that the input to output voltage becomes reversed.

The NMOS pass element, by design, contains no body diode. This means that, as long as the gate of the pass element is not driven, there will not be any reverse current flow through the pass element during a reverse voltage event. The gate of the pass element is not driven when V_{BIAS} is below the UVLO threshold.

When V_{BIAS} is above the UVLO threshold the control circuitry is active and will attempt to regulate the output voltage. Since the input voltage is less than the output voltage the control circuit will drive the gate of the pass element to the full V_{BIAS} potential when the output voltage begins to fall. In this condition, reverse current will flow from the output pin to the input pin, limited only by the $R_{DS(ON)}$ of the pass element and the output to input voltage differential. This condition is outside the specified operating range and should be avoided.

ENABLE OPERATION

The Enable pin (EN) provides a mechanism to enable, or disable, the regulator output stage. The Enable pin has an internal pull-up, through a typical 180 k Ω resistor, to V_{BIAS} .

If the Enable pin is actively driven, pulling the Enable pin above the V_{EN} threshold of 1.25V (typical) will turn the regulator output on, while pulling the Enable pin below the V_{EN} threshold will turn the regulator output off. There is approximately 100 mV of hysteresis built into the Enable threshold provide noise immunity.

If the Enable function is not needed this pin should be left open, or connected directly to V_{BIAS} . If the Enable pin is left open, stray capacitance on this pin must be minimized, otherwise the output turn-on will be delayed while the stray capacitance is charged through the internal resistance (r_{EN}).



POWER DISSIPATION AND HEAT-SINKING

A heat-sink may be required depending on the maximum power dissipation and maximum ambient temperature of the application. Under all possible conditions, the junction temperature must be within the range specified under operating conditions.

The total power dissipation of the device is the sum of three different points of dissipation in the device.

The first part is the power that is dissipated in the NMOS pass element, and can be determined with the formula:

$$P_{D(PASS)} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(1)

The second part is the power that is dissipated in the bias and control circuitry, and can be determined with the formula:

$$P_{D(BIAS)} = V_{BIAS} \times I_{GND(BIAS)}$$

where

 I_{GND(BIAS)} is the portion of the operating ground current of the device that is related to V_{BIAS}. (2)

The third part is the power that is dissipated in portions of the output stage circuitry, and can be determined with the formula:

$$P_{D(IN)} = V_{IN} \times I_{GND(IN)}$$

where

I_{GND(IN)} is the portion of the operating ground current of the device that is related to V_{IN}. (3)

The total power dissipation is then:

$$P_{D} = P_{D(PASS)} + P_{D(BIAS)} + P_{D(IN)}$$

$$\tag{4}$$

The maximum allowable junction temperature rise (ΔT_i) depends on the maximum anticipated ambient temperature $(T_{A(MAX)})$ for the application, and the maximum allowable operating junction temperature $(T_{J(MAX)})$:

$$\Delta T_{J} = T_{J(MAX)} - T_{A(MAX)} \tag{5}$$

The maximum allowable value for junction to ambient Thermal Resistance, θ_{JA} , can be calculated using the formula:

$$\theta_{JA} \le \frac{\Delta T_J}{P_D}$$
 (6)

The LP38856 is available in TO-220 and DDPAK/TO-263 packages. The thermal resistance in the application depends on amount of copper area or heat-sink, and on air flow. If the maximum allowable value of θ_{JA} calculated above is ≥ 60 °C/W for TO-220 package and ≥ 60 °C/W for DDPAK/TO-263 package no heat-sink is needed since the package alone can dissipate enough heat to satisfy these requirements. If the value needed for allowable θ_{IA} falls below these limits, a heat-sink is required.

Heat-Sinking The TO-220 Package

The TO-220 package has a θ_{JA} rating of 60°C/W, and a θ_{JC} rating of 3°C/W. These ratings are for the package only, no additional heat-sinking, and with no airflow.

The thermal resistance of a TO-220 package can be reduced by attaching it to a heat-sink or a copper plane on a PC board. If a copper plane is to be used, the values of θ_{JA} will be same as shown in next section for DDPAK/TO-263 package.

The heat-sink to be used in the application should have a heat-sink to ambient thermal resistance, θ_{HA} :

$$\theta_{HA} \le \theta_{JA}$$
 - $(\theta_{CH} + \theta_{JC})$

Copyright © 2006-2013, Texas Instruments Incorporated

where

- θ_{JA} is the required total thermal resistance from the junction to the ambient air
- θ_{CH} is the thermal resistance from the case to the surface of the heat sink
- θ_{JC} is the thermal resistance from the junction to the surface of the case.

For this equation, θ_{JC} is about 3°C/W for a TO-220 package. The value for θ_{CH} depends on method of attachment, insulator, etc. θ_{CH} varies between 1.5°C/W to 2.5°C/W. Consult the heat-sink manufacturer datasheet for details and recommendations.

(7)



Heat-Sinking The DDPAK/TO-263 Package

The DDPAK/TO-263 package has a θ_{JA} rating of 60°C/W, and a θ_{JC} rating of 3°C/W. These ratings are for the package only, no additional heat-sinking, and with no airflow.

The DDPAK/TO-263 package uses the copper plane on the PCB as a heat-sink. The tab of this package is soldered to the copper plane for heat-sinking. The graph below shows a curve for the θ_{JA} of DDPAK/TO-263 package for different copper area sizes, using a typical PCB with 1 ounce copper and no solder mask over the copper area for heat-sinking.




Figure 27. θ_{JA} vs Copper (1 Ounce) Area for the DDPAK/TO-263 package

As shown in Figure 27, increasing the copper area beyond 1 square inch produces very little improvement. The minimum value for θ_{JA} for the DDPAK/TO-263 package mounted to a PCB is 32°C/W.

Figure 28 shows the maximum allowable power dissipation for DDPAK/TO-263 packages for different ambient temperatures, assuming θ_{JA} is 35°C/W and the maximum junction temperature is 125°C.




Figure 28. Maximum Power Dissipation vs Ambient Temperature for DDPAK/TO-263 package



www.ti.com

REVISION HISTORY

CI	Changes from Revision D (April 2013) to Revision E						
•	Changed layout of National Data Sheet to TI format		12				





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins			Lead/Ball Finish		Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
LP38856S-0.8	ACTIVE	DDPAK/ TO-263	KTT	5	45	TBD	Call TI	Call TI	-40 to 125	LP38856S 0.8	Samples
LP38856S-0.8/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	45	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LP38856S 0.8	Samples
LP38856S-1.2	ACTIVE	DDPAK/ TO-263	KTT	5	45	TBD	Call TI	Call TI	-40 to 125	LP38856S 1.2	Samples
LP38856S-1.2/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	45	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LP38856S 1.2	Samples
LP38856SX-0.8	ACTIVE	DDPAK/ TO-263	KTT	5	500	TBD	Call TI	Call TI	-40 to 125	LP38856S 0.8	Samples
LP38856SX-0.8/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	500	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LP38856S 0.8	Samples
LP38856SX-1.2	ACTIVE	DDPAK/ TO-263	KTT	5	500	TBD	Call TI	Call TI	-40 to 125	LP38856S 1.2	Samples
LP38856SX-1.2/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	500	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LP38856S 1.2	Samples
LP38856T-0.8	ACTIVE	TO-220	NDH	5	45	TBD	Call TI	Call TI	-40 to 125	LP38856T 0.8	Samples
LP38856T-0.8/NOPB	ACTIVE	TO-220	NDH	5	45	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 125	LP38856T 0.8	Samples
LP38856T-1.2	ACTIVE	TO-220	NDH	5	45	TBD	Call TI	Call TI	-40 to 125	LP38856T 1.2	Samples
LP38856T-1.2/NOPB	ACTIVE	TO-220	NDH	5	45	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 125	LP38856T 1.2	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

11-Apr-2013

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP38856SX-0.8	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
LP38856SX-0.8/NOPB	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
LP38856SX-1.2	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
LP38856SX-1.2/NOPB	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2

www.ti.com 8-Apr-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP38856SX-0.8	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
LP38856SX-0.8/NOPB	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
LP38856SX-1.2	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
LP38856SX-1.2/NOPB	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>