

# Synchronous Boost Flash Driver With Dual 900-mA High-Side Current Sources (1.8-A Total Flash Current)

Check for Samples: LM3559

#### **FEATURES**

- Dual High-Side Current Sources Allow for Grounded Cathode LED Operation
- Accurate and Programmable LED Current from 28.125 mA to 1.8 A
- Optimized Flash Current During Low Battery Conditions
- Independent LED Current Source Programmability
- >90% Efficiency
- Ultra-Small (Total) Solution Size: <26mm<sup>2</sup>
- Four Operating Modes: Torch, Flash, Privacy Indicate, and Message Indicator
- 4-Bit ADC for V<sub>LED</sub> Monitoring
- Battery Voltage Sensing and Current Scale-Back
- LED Thermal Sensing and Current Scale-Back
- Hardware Flash and Torch Enable
- Dual Synchronization Inputs for RF Power Amplifier Pulse Events
- LED and Output Disconnect During Shutdown

- Open and Short LED Detection
- 400-kHz I<sup>2</sup>C-Compatible Interface
- Active-Low Hardware Reset
- 16-Bump DSBGA


#### **APPLICATIONS**

- Camera Phone LED Flash
- White LED Biasing

# **DESCRIPTION**

The LM3559 is a 2MHz fixed-frequency synchronous boost converter with two 900 mA constant current drivers for high-current white LEDs. The dual high-side current sources allow for grounded cathode LED operation and can be tied together for providing flash currents of up to 1.8A. An adaptive regulation method ensures the current for each LED remains in regulation and maximizes efficiency.

# **Typical Application Circuit**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



# **DESCRIPTION (CONTINUED)**

The LM3559 is controlled via an I<sup>2</sup>C-compatible interface. Features include: an internal 4-bit ADC to monitor the LED voltage, independent LED current control, a hardware flash enable allowing a logic input to trigger the flash pulse, dual TX inputs which force the flash pulse into a low-current torch mode allowing for synchronization to RF power amplifier events or other high-current conditions, an integrated comparator designed to monitor an NTC thermistor and provide an interrupt to the LED current, an input voltage monitor to monitor low battery conditions, and a flash current scale-back feature that actively monitors the battery voltage and optimizes the flash current during low battery voltage conditions. Additionally, an active high HWEN input provides a hardware shutdown during system software failures.

The 2MHz switching frequency, over-voltage protection and adjustable current limit allow for the use of tiny, low profile (1  $\mu$ H or 2.2  $\mu$ H) inductors and (10  $\mu$ F) ceramic capacitors. The device is available in a ultra-small 16-bump DSBGA package and operates over the -40°C to +85°C temperature range.

**Table 1. Application Circuit Component List** 

Component	Manufacturer	Value	Part Number	Size (mm)	Rating
L	Toko	1 μH	FDSD0312-1R0	3 x 3 x 1.2	3.3A
CIN/COUT	Murata	10 µF	GRM188R60J106M	1.6 × 0.8 × 0.8 (0603)	6.3V
LEDs	Lumiled		PWF-4		VF = 3.6 at 1A

# **Connection Diagram**

Top View




Figure 1. 16-Bump 1.97 mm x 1.97 mm x 0.6 mm DSBGA Package



#### **Table 2. Pin Descriptions**

Pin	Name	Function
A1	LED1	High Side Current Source Output for Flash LED1.
A2, B2	OUT	Step-Up DC/DC Converter Output. Connect a 10 µF ceramic capacitor between this pin and GND.
A3, B3	SW	Drain Connection for Internal NMOS and Synchronous PMOS Switches.
A4, B4	GND	Ground
B1	LED2	High-Side Current Source Output for Flash LED2.
C1	LEDI/NTC	Configureable as a High-Side Current Source Output for Indicator LED or Comparator Input for LED Temperature Sensing.
C2	TX1/TORCH/GPIO1	Configureable as a Dual-Polarity RF Power Amplifier Synchronization Input, a hardware Torch mode enable, or as a General Purpose Logic I/O. This pin has an internal 300 k $\Omega$ pulldown to GND.
C3	STROBE	Active High Hardware Flash Enable. Drive STROBE high to turn on the Flash current pulse. This pin has an internal 300 k $\Omega$ pulldown to GND.
C4	IN	Input Voltage Connection. Connect IN to the input supply, and bypass to GND with a minimum 10 $\mu$ F or larger ceramic capacitor.
D1	TX2/INT/GPIO2	Configurable as a Dual-Polarity Power Amplifier Synchronization Input, an Interrupt Output, or as a General Purpose Logic I/O. This pin has an internal 300 k $\Omega$ pulldown to GND.
D2	SDA	Serial Data Input/Output. High impedance in shutdown or in power down.
D3	SCL	Serial Clock Input. High impedance in shutdown or in power down.
D4	HWEN	Logic High Hardware Enable. HWEN is a high impedance input and is normally connected with an external pull up resistor to a logic high voltage.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# Absolute Maximum Ratings (1)(2)(3)

-0.3V to 6V
-0.3V to the lesser of (V <sub>IN</sub> +0.3V) with 6.0V max
-0.3V to +6V
Internally Limited
+150°C
-65°C to +150°C
2kV

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is ensured. Operating Ratings do not imply ensured performance limits. For ensured performance limits and associated test conditions, see the Electrical Characteristics table.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (4) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T<sub>J</sub>=+150°C (typ.) and disengages at T<sub>J</sub>=+135°C (typ.). Thermal shutdown is ensured by design.

# Operating Ratings<sup>(1)(2)</sup>

- Por	
$V_{IN}$	2.5V to 5.5V
Junction Temperature (T <sub>J</sub> )	-40°C to +125°C
Ambient Temperature (T <sub>A</sub> ) <sup>(3)</sup>	-40°C to +85°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is ensured. Operating Ratings do not imply ensured performance limits. For ensured performance limits and associated test conditions, see the Electrical Characteristics table.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A-MAX</sub>) is dependent on the maximum operating junction temperature (T<sub>J-MAX-OP</sub> = +125°C), the maximum power dissipation of the device in the application (P<sub>D-MAX</sub>), and the junction-to-ambient thermal resistance of the part/package in the application (θ<sub>JA</sub>), as given by the following equation: T<sub>A-MAX</sub> = T<sub>J-MAX-OP</sub> (θ<sub>JA</sub> × P<sub>D-MAX</sub>).

Product Folder Links: LM3559



# **Thermal Properties**

Thermal Junction-to-Ambient Resistance ( $\theta_{JA}$ )<sup>(1)</sup> 50.4°C/W

(1) Junction-to-ambient thermal resistance (θ<sub>JA</sub>) is taken from a thermal modeling result, performed under the conditions and guidelines set forth in the JEDEC standard JESD51-7. The test board is a 4-layer FR-4 board measuring 102 mm x 76 mm x 1.6 mm with a 2x1 array of thermal vias. The ground plane on the board is 50 mm x 50 mm. Thickness of copper layers are 36 μm/18 μm/36 μm (1.5 oz/1oz/1.5 oz). Ambient temperature in simulation is 22°C, still air. Power dissipation is 1W.

# Electrical Characteristics (1) (2)

Limits in standard typeface are for  $T_A = +25^{\circ}C$ . Limits in **boldface** type apply over the full operating ambient temperature range (-40°C  $\leq T_A \leq +85^{\circ}C$ ). Unless otherwise specified,  $V_{IN} = 3.6V$ ,  $V_{HWEN} = V_{IN}$ .

Symbol	Parameter	Test Conditions			Min	Тур	Max	Unit
Current Source	Specifications	•			!	!		
			900 mA Flash Current Setting,	-40°C ≤ T <sub>A</sub> ≤ +85°C	-7%	1800	+7%	
	Current source	$I_{LED1}+I_{LED2}$ , 3.0V $\leq V_{IN} \leq$	per current source	T <sub>A</sub> = +25°C	-4%	1000	+4%	
I <sub>LED</sub>	accuracy	4.2V, V <sub>OUT</sub> = 4.5V	28.125 mA Torch Current, per current source	-40°C ≤ T <sub>A</sub> ≤ +85°C	-10%	56.2	+10%	mA
V <sub>OUT</sub> - V <sub>LED1/2</sub>	Current source regulation voltage	$I_{LED} = 1.8A (I_{LED} V_{OUT} = 4.5V)$	$I_{LED} = 1.8A (I_{LED1} + I_{LED2})$ $V_{OLIT} = 4.5V$			270		mV
V	Output over-voltage	ON Threshold			4.925	5	5.075	٧
V <sub>OVP</sub>	protection trip point (3)	OFF Threshold				4.88		V
Step-Up DC/DC	Converter Specification	ons				•		
R <sub>PMOS</sub>	PMOS switch on- resistance	I <sub>PMOS</sub> = 1A	I <sub>PMOS</sub> = 1A			80		mΩ
R <sub>NMOS</sub>	NMOS switch on- resistance	I <sub>NMOS</sub> = 1A	I <sub>NMOS</sub> = 1A			80		mΩ
		Register E [6:5] = 00  Flash Dura Register E [6:5] = 01  3.0V $\leq$ V <sub>IN</sub> $\leq$ 4.2V  Flash Dura Register E		Flash Duration Register Bits [6:5] = 00	1.2	1.4	1.6	
1	Switch current limit <sup>(4)</sup>			Flash Duration Register Bits [6:5] = 01	1.8	2.1	2.3	
I <sub>CL</sub>	Switch current limit			Flash Duration Register Bits [6:5] = 10	2.4	2.7	3	А
			Flash Dura Register B [6:5] = 11		2.9	3.2	3.5	
I <sub>OUT_SC</sub>	Output short-circuit current limit	V <sub>OUT</sub> < 2.3V				350		mA
I <sub>LEDI/NTC</sub>	Indicator current	Register 0x12, b V <sub>LEDI/NTC</sub> = 2V	Register 0x12, bits[2:0] = 111, 2.7V ≤ V <sub>IN</sub> ≤ 4.2V, V <sub>I EDI/NTC</sub> = 2V			18	20	mA
V <sub>TRIP</sub>	Comparator trip threshold	Configuration Ro 3.0V ≤ V <sub>IN</sub> ≤ 4.2	egister 1, bit [4] = 1	,	0.97	1	1.03	V

- (1) All voltages are with respect to the potential at the GND pin.
- (2) Min and Max limits are specified by design, test, or statistical analysis. Typical (Typ) numbers represent the most likely norm. Unless otherwise stated, conditions for typical specifications are: V<sub>IN</sub> = 3.6V and T<sub>A</sub> = +25°C.
- (3) The typical curve for Over-Voltage Protection (OVP) is measured in closed loop using the typical application circuit. The OVP value is found by forcing an open circuit in the LED1 and LED2 path and recording the peak value of V<sub>OUT</sub>. The value given in the Electrical Table is found in an open loop configuration by ramping the voltage at OUT until the OVP comparator trips. The closed loop data can appear higher due to the stored energy in the inductor being dumped into the output capacitor after the OVP comparator trips. At worst case is an open circuit condition where the output voltage can continue to rise after the OVP comparator trips by approximately I<sub>IN</sub>×sqrt(L/C<sub>OUT</sub>).
- (4) The typical curve for Current Limit is measured in closed loop using the typical application circuit, and increasing I<sub>OUT</sub> until the peak inductor current stops increasing. The value given in the Electrical Table is measured open loop and is found by forcing current into SW until the current limit comparator threshold is reached. Closed loop data appears higher due to the delay between the comparator trip point and the NFET turning off. This delay allows the closed loop inductor current to ramp higher after the trip point by approximately 20 ns x V<sub>IN</sub>/L.

Submit Documentation Feedback

Copyright © 2011–2013, Texas Instruments Incorporated



# Electrical Characteristics (1) (2) (continued)

Limits in standard typeface are for  $T_A = +25^{\circ}C$ . Limits in **boldface** type apply over the full operating ambient temperature range (-40°C  $\leq T_A \leq +85^{\circ}C$ ). Unless otherwise specified,  $V_{IN} = 3.6V$ ,  $V_{HWEN} = V_{IN}$ .

Symbol	Parameter	Test Conditions	5	Min	Тур	Max	Unit
f <sub>SW</sub>	Switching frequency	2.7V ≤ V <sub>IN</sub> ≤ 5.5V		1.8	2	2.2	MHz
		Device Not Switching, V <sub>OUT</sub> = 3V		650		μA	
IQ	Quiescent supply	Device Switching, V <sub>OUT</sub> = 4.5V			1.55		mA
'Q	current	Indicate Mode, Indicator Register 111,V <sub>LEDI/NTC</sub> = 2V	Bits [2:0] =		590	750	μΑ
I <sub>SHDN</sub>	Shutdown supply current	2.7V ≤ V <sub>IN</sub> ≤ 5.5V	HWEN = GND			1	μΑ
I <sub>STBY</sub>	Standby supply current	2.7V ≤ V <sub>IN</sub> ≤ 5.5V	HWEN = V <sub>IN</sub> , Enable Register Bits [1:0] = 00		1.25	2.4	μA
V <sub>IN_TH</sub>	VIN monitor threshold	VIN Monitor Register = 0x01		2.85	2.9	2.95	V
V <sub>IN_FLASH_TH</sub>	VIN flash monitor threshold	VIN Monitor Register = 0x08		2.85	2.9	2.95	V
t <sub>TX</sub>	Flash-to-torch LED current settling time	TX_ Low to High, I <sub>LED1</sub> + I <sub>LED2</sub> = 1.8A to 112.5mA			20		μs
	Time from when I <sub>LED</sub>	ADC Delay Register Bit [5] = 1			16		
t <sub>D</sub>	hits target until VLED data is available	ADC Delay Register Bit [5] = 0 ADC Delay Register Bits [4:0] = 00		250		μs	
V <sub>F_ADC</sub>	ADC threshold	VLED Monitor Register Bits [3:0] =	: 1111	4.4	4.6	4.8	V
HWEN, STROE	BE, TX1/TORCH/GPIO1,	TX2/INT/GPIO2 Voltage Specificat	ions				
V <sub>IL</sub>	Input logic low	2.7V ≤ V <sub>IN</sub> ≤ 5.5V		0		0.4	V
V <sub>IH</sub>	Input logic high	2.7V ≤ V <sub>IN</sub> ≤ 5.5V		1.2		V <sub>IN</sub>	V
R <sub>PD</sub>	Internal pulldown resistance on TX1, TX2, STROBE				300		kΩ
I <sup>2</sup> C-Compatible	Voltage Specifications	(SCL, SDA)	1				
V <sub>IL</sub>	Input logic low	2.7V ≤ V <sub>IN</sub> ≤ 5.5V		0		0.4	V
V <sub>IH</sub>	Input logic high	2.7V ≤ V <sub>IN</sub> ≤ 5.5V		1.3		V <sub>IN</sub>	V
V <sub>OL</sub>	Output logic low (SDA)	I <sub>LOAD</sub> = 3mA, 2.7V ≤ V <sub>IN</sub> ≤ 5.5V				0.4	٧
I <sup>2</sup> C-Compatible	Timing Specifications	(SCL, SDA) <sup>(5)</sup>	•		•	•	,
1/t <sub>1</sub>	SCL(clock frequency)				400		kHz
t <sub>2</sub>	Data in setup time to SCL high			100			ns
t <sub>3</sub>	Data out stable after SCL low			0			ns
t <sub>4</sub>	SDA low setup time to SCL low (start)			100			ns
t <sub>5</sub>	SDA high hold time after SCL high (stop)			100			ns


<sup>(5)</sup> Specified by design, not production tested.

Copyright © 2011–2013, Texas Instruments Incorporated





# **Typical Performance Characteristics**

 $V_{IN}$  = 3.6V,  $C_{OUT}$  = 10 $\mu$ F,  $C_{IN}$  = 10 $\mu$ F, L = 1 $\mu$ H (TOKO FDSD0312-1R0,  $R_L$  = 43 m $\Omega$ ), Typical Application Circuit, unless otherwise noted












vs VIN Dual LED's (Torch Brightness Codes 0x00 - 0x04)






 $V_{IN}=3.6V,\,C_{OUT}=10\mu F,\,C_{IN}=10\mu F,\,L=1\mu H$  (TOKO FDSD0312-1R0,  $R_L=43$  m $\Omega$ ), Typical Application Circuit, unless otherwise noted










<sup>(1)</sup> The typical curve for Current Limit is measured in closed loop using the typical application circuit, and increasing I<sub>OUT</sub> until the peak inductor current stops increasing. The value given in the Electrical Table is measured open loop and is found by forcing current into SW until the current limit comparator threshold is reached. Closed loop data appears higher due to the delay between the comparator trip point and the NFET turning off. This delay allows the closed loop inductor current to ramp higher after the trip point by approximately 20 point and the NFET turning off.




 $V_{IN}=3.6V,\,C_{OUT}=10\mu F,\,C_{IN}=10\mu F,\,L=1\mu H$  (TOKO FDSD0312-1R0,  $R_L=43$  m $\Omega$ ), Typical Application Circuit, unless otherwise noted











<sup>(2)</sup> The typical curve for Over-Voltage Protection (OVP) is measured in closed loop using the typical application circuit. The OVP value is found by forcing an open circuit in the LED1 and LED2 path and recording the peak value of V<sub>OUT</sub>. The value given in the Electrical Table is found in an open loop configuration by ramping the voltage at OUT until the OVP comparator trips. The closed loop data can appear higher due to the stored energy in the inductor being dumped into the output capacitor after the OVP comparator trips. At worst case is an open circuit condition where the output voltage can continue to rise after the OVP comparator trips by approximately I<sub>IN</sub>×sqrt(L/C<sub>OUT</sub>).



 $V_{IN}=3.6V,\,C_{OUT}=10\mu F,\,C_{IN}=10\mu F,\,L=1\mu H$  (TOKO FDSD0312-1R0,  $R_L=43$  m $\Omega$ ), Typical Application Circuit, unless otherwise noted





3.0

3.5

4.0

Vin(V)

Code (0x66)

4.5

5.0

4.0

Vin(V)

5.0

0.800

0.750

0.700

0.650

0.600

2.5


Code (0x77)

3.5

3.0




 $V_{IN}$  = 3.6V,  $C_{OUT}$  = 10 $\mu$ F,  $C_{IN}$  = 10 $\mu$ F, L = 1 $\mu$ H (TOKO FDSD0312-1R0,  $R_L$  = 43 m $\Omega$ ), Typical Application Circuit, unless otherwise noted






 $V_{IN}=3.6V,\,C_{OUT}=10\mu F,\,C_{IN}=10\mu F,\,L=1\mu H\,(TOKO\,FDSD0312\text{-}1R0,\,R_L=43\,m\Omega),\,Typical\,Application\,Circuit,\,unless\,otherwise\,noted$ 





#### **BLOCK DIAGRAM**



#### **OVERVIEW**

The LM3559 is a high-power white LED flash driver capable of delivering up to 1.8A of LED current into a single LED, or up to 900 mA into two parallel LEDs. The device incorporates a 2MHz constant frequency, synchronous boost converter, and two high side current sources to regulate the LED current over the 2.5V to 5.5V input voltage range.

During operation when the output voltage is greater than  $V_{IN}$  – 150mV the boost converter switches and maintains at least 270 mV across both current sources (LED1 and LED2). This minimum headroom voltage ensures that the current sinks remain in regulation. When the input voltage rises above the LED voltage + current source headroom voltage, the device stops switching and turns the PFET on continuously (Pass mode). In Pass mode the difference between ( $V_{IN}$  -  $I_{LED}$  x  $R_{ON\_P}$ ), and the voltage across the LEDs is dropped across the current sources.



Four hardware control pins provide control of the LM3559. These include a hardware Flash Enable (STROBE), Dual Flash Interrupt inputs (TX1 and TX2) designed to interrupt the flash pulse during high-battery current conditions, and a logic high hardware enable (HWEN) that can be pulled low to rapidly place the device into shutdown. Additional features of the LM3559 include an internal 4-bit ADC for LED voltage monitoring, an internal comparator for LED thermal sensing via an external NTC thermistor, a battery voltage monitor during flash current turn-on which monitors VIN and optimizes the flash current during low-battery voltage conditions, an input voltage monitor that can force Torch mode or LED shutdown of the Flash current during input under voltage conditions, a low-power Indicator current source with programmable patterns, and a mode for utilizing the flash LEDs as a privacy indicator.

Control of the LM3559 is done via an I<sup>2</sup>C-compatible interface. This includes adjustment of the Flash and Torch current levels, adjustment of the indicator LED currents and indicator pattern, changing the Flash Timeout Duration, changing the switch current limit, and reading back the ADC results. Additionally, there are 8 flag bits that indicate flash current timeout, LED over-temperature, LED failure (by sensing LED short or output OVP condition during Flash, Torch, or Privacy mode), device thermal shutdown, V<sub>IN</sub> under-voltage condition, tripping of the VIN Flash Monitor, and the occurrence of a TX interrupt (both TX1 and TX2).

## STARTUP (ENABLING THE DEVICE)

Turn-on of the LM3559 is done through bits [1:0] of the Enable Register. Bits [1:0] enable the device in Torch mode, Flash mode, or Privacy Indicate mode. Additionally, bit 6 enables the message indicator at the LEDI/NTC pin. On startup, when  $V_{OUT}$  is less than  $V_{IN}$ , the internal synchronous PFET turns on as a current source and delivers 350 mA to the output capacitor. During this time both current sources (LED1, and LED2) are off. When the voltage across the output capacitor reaches 2.2V the active current sources can turn on. At turn-on the current sources step through each FLASH and TORCH level until their target LED current is reached (32  $\mu$ s/step). This gives the device a controlled turn-on and limits inrush current from the  $V_{IN}$  supply.

#### INDEPENDENT LED CONTROL

Bits [4:3] of the Enable register provide for independent turn-on and turn-off of the LED1 or LED2 current sources. The LED current is adjusted by writing to the Torch Brightness or Flash Brightness Registers. Both the Torch Brightness and the Flash Brightness Register provide for independent current programming for the LED currents in either LED1 or LED2. (See TORCH BRIGHTNESS REGISTER and FLASH BRIGHTNESS REGISTER Descriptions.)

#### **PASS MODE**

At turn-on when the output voltage charges up to  $(V_{IN}-150~\text{mV})$ , the LM3559 will decide if the part operates in Pass Mode or Boost mode. If the voltage difference between  $V_{OUT}$  and  $V_{LED}$  is less than 270 mV, the device operates in Boost Mode. If the difference between  $V_{OUT}$  and  $V_{LED}$  is greater than 270 mV, the device operates in Pass Mode. In Pass Mode the boost converter stops switching, and the synchronous PFET turns fully on bringing  $V_{OUT}$  up to  $V_{IN}-I_{IN}$  x  $R_{PMOS}$  ( $R_{PMOS}=80~\text{m}\Omega$ ). In Pass Mode the inductor current is not limited by the peak current limit. In this situation the output current must be limited to 3A.

# **OVER-VOLTAGE PROTECTION**

The output voltage is limited to typically 5V (5.075V max). In situations such as the current source open, the LM3559 will raise the output voltage in order to try to keep the LED current at its target value. When  $V_{OUT}$  reaches 5V the over-voltage comparator will trip and turn off both the internal NFET and PFET switches. When  $V_{OUT}$  falls below 4.88V (typical), the LM3559 will begin switching again.

## **CURRENT LIMIT**

The LM3559 features 4 selectable current limits: 1.4A, 2.1A, 2.7A, and 3.2A. These are programmable through the I<sup>2</sup>C-compatible interface via bits [6:5] of the Flash Duration Register. When the current limit is reached, the LM3559 stops switching for the remainder of the switching cycle.

Since the current limit is sensed in the NMOS switch there is no mechanism to limit the current when the device operates in Pass Mode. In situations where there could potentially be large load currents at OUT and the LM3559 is operating in Pass mode, the load current must be limited to 3A. In Boost mode or Pass mode, if  $V_{OUT}$  falls below approximately 2.3V the part stops switching, and the PFET operates as a current source, limiting the current to typically 350 mA. This prevents damage to the LM3559, and excessive current draw from the battery during output short-circuit conditions.

Copyright © 2011–2013, Texas Instruments Incorporated



#### **FLASH MODE**

In Flash mode the LED current sources (LED1 and LED2) each provide 16 different current levels from typically 56.25 mA (total) to 1.8A (total) in steps of 56.25 mA. The Flash currents are adjusted via the Flash Brightness Register. Flash mode is activated by writing a (1, 1) to bits [1:0] of the Enable Register or by enabling the hardware flash input (STROBE) via bit [2] of Configuration Register 1 and then pulling the STROBE pin high (high polarity). Once the Flash sequence is activated both current sinks (LED1 and LED2) will ramp up to their programmed Flash current level by stepping through all Torch and Flash levels  $(32 \mu s/step)$  until the programmed current is reached.

Bit [5] of the Enable Register (STROBE Level/Edge bit) determines how the Flash pulse terminates. With the Level/Edge bit = 1 the Flash current will only terminate when it reaches the end of the Flash timeout period. With the Level/Edge bit = 0, Flash mode can be terminated by pulling STROBE low, programming bits [1:0] of the Enable Register with (0,0), or by allowing the Flash timeout period to elapse. If the Level/Edge bit = 0 and STROBE is toggled before the end of the Flash timeout period the timeout period will reset. Figure 2 and Figure 3 detail the Flash pulse termination for the different Level/Edge bit settings.




Figure 2. LED Current for STROBE (Level Triggered, Enable Register Bit [5] = 0) STROBE Goes Low Before the End of the Programmed Timeout Duration




Figure 3. LED Current for STROBE (Edge Triggered, Enable Register Bit [5] = 1)



After the Flash pulse terminates; either by a flash timeout, pulling STROBE low or disabling it via the I<sup>2</sup>C-compatible interface, LED1 and LED2 turn completely off. This happens even when Torch is enabled via the I<sup>2</sup>C-compatible interface, and the Flash pulse is turned on by toggling STROBE. After a Flash event ends, the EN1, EN0 bits (bits [1:0] of the Enable Register) are automatically reset with (0, 0). The exception occurs when the Privacy Terminate Bit is low (bit [3]) in the Privacy Register. In this case, the specific current source that is enabled for privacy mode will turn back on after the flash pulse if Privacy mode had been enabled before the flash pulse.

#### **FLASH TIMEOUT**

The Flash Timeout period sets the amount of time that the Flash Current is being sourced from current sources LED1 and LED2. Bits [4:0] of the Flash Duration Register set the Flash Timeout period. There are 32 different Flash Timeout durations in steps of 32 ms giving a Flash timeout range of 32 ms to 1024 ms (see Table 7).


#### **TORCH MODE**

In Torch mode the current sources LED1 and LED2 each provide 8 different current levels (Table 5). Torch mode is activated by setting Enable Register bits [1:0] to (1, 0). Once Torch mode is enabled, the current sources will ramp up to the programmed Torch current level by stepping through all of the Torch currents at (32  $\mu$ s/step) until the programmed Torch current level is reached.

#### PRIVACY INDICATOR MODE

The current sources (LED1 and/or LED2) can also be used as a privacy indicator before and after flash mode. Privacy indicate mode is enabled by setting the Enable Register bit [1:0] to (0,1). Additionally, the Privacy Register contains the bits to select which current source to use as the privacy indicator (either LED1, LED2, or both), whether or not the privacy indicate mode turns off at the end of the flash pulse, and contains the 8 intensity levels for the privacy indicator.

The intensity of the LEDs in privacy indicate mode is set by PWM'ing the lowest Torch current level (28.125 mA). Bits [2:0] of the Privacy Register allow for 8 different duty cycles of 10%, 20%, 30%, 40%, 50%, 60%, 70%, and 80%. See Table 16 for Privacy Register Bit settings. Figure 4 details the timing for the Privacy Indicate Mode on ILED1 or ILED2.



- t<sub>BLINK</sub> set via bits [7:6] of Privacy Register
- Duty cycle set via bits [2:0] of Privacy Register
- t<sub>PWM</sub> set via bits[2:0] of the Privacy PWM Register

Figure 4. Privacy Indicate Timing



## POWER AMPLIFIER SYNCHRONIZATION (TX1)

The TX1/TORCH/GPIO1 pin has a triple function. With Configuration Register 1 Bit [7] = 0 (default) TX1/TORCH/GPIO1 is a Power Amplifier Synchronization input. This mode is designed to reduce the flash LED current when TX1 is pulled high (active high polarity) or low (active low polarity). When the LM3559 is engaged in a Flash event and the TX1/TORCH pin is pulled high, both LED1 and LED2 are forced into Torch mode at the programmed Torch current setting. If TX1 is then pulled low before the Flash pulse terminates, the LED current will return to the previous Flash current level. At the end of the Flash timeout, whether the TX1/TORCH pin is high or low, the current sources will turn off.

The polarity of the TX1 input can be changed from active high to active low by writing a '0' to bit [5] of Configuration Register 1. With this bit set to '0' the LM3559 will be forced into Torch mode when TX1/TORCH is pulled low. Figure 5 details the functionality of the TX1 Interrupt.




Figure 6. Hardware Torch Mode

#### HARDWARE TORCH

With Configuration Register 1 Bit [7] = 1, TX1/TORCH is configured as a hardware Torch mode enable. In this mode (TORCH mode), a high at TX1/TORCH turns on the LED current at the programmed Torch current setting. The STROBE input and I<sup>2</sup>C Enabled flash takes precedence over TORCH mode. In hardware torch mode, both LED1 and LED2 current sources will turn off after a flash event and Configuration Register 1 Bit [7] will be reset to 0. In this situation, to re-enter torch mode via hardware torch, the hardware torch enable bit (Configuration Register 1 Bit [7]) must be reset to 1. Figure 6 details the functionality of the TX1/TORCH/GPIO1 input.



#### **GPIO1 MODE**

With Bit [0] of the GPIO Register set to 1, the TX1/TORCH/GPIO1 pin is configured as a logic I/O. In this mode the TX1/TORCH/GPIO1 pin is readable and writable as a logic input/output via bits [2:1] of the GPIO Register. See Table 11.

#### TX2/INT/GPIO2

The TX2/INT/GPIO2 pin has a triple function. In TX2 mode (Default) the TX2/INT/GPIO2 pin is an active high Flash interrupt. With GPIO Register bit [3] = 1 the TX2/INT/GPIO2 pin is configured as general purpose logic I/O. With GPIO Register bit [6] = 1, and with the TX2/INT/GPIO2 pin configured as a GPIO2 output, the TX2/INT/GPIO2 pin is an interrupt output.

#### **TX2 MODE**

In TX2 mode, when Configuration Register 1, bit [6] = 0, the TX2/INT/GPIO2 pin has active low polarity. Under this condition when the LM3559 is engaged in a Flash event and TX2 is pulled low, both LED1 and LED2 are forced into Torch mode. In TX2 mode with Configuration Register 1, bit [6] = 1 the TX2/INT/GPIO2 input has active high polarity. Under this condition when the LM3559 is engaged in a Flash event and the TX2/INT/GPIO2 pin is driven high, both LED1 and LED2 are forced into Torch mode. During a flash interrupt event if the TX2/INT/GPIO2 input is disengaged the LED current will return to the previous Flash current level. During a flash event, if TX2 is active, the LED current sources will still turn off after the Flash timeout. Figure 5 details the functionality of the TX2 Interrupt.

#### TX2 Shutdown

TX2 also has the capability to force shutdown. Bit [0] of Configuration Register 2 set to a '1' changes the TX2 mode from a force Torch when active to a force shutdown when active. For example, if TX2/INT/GPIO2 is configured for TX2 mode with active high polarity, and bit [0] of Configuration Register 2 is set to '1' then when TX2 is driven high, the active current sources (LED1 and/or LED2) will be forced into shutdown. Once the active current sources are forced into shutdown by activating TX2, the current sources can only be re-enabled if TX2 is deactivated and the Flags Register is read back.

#### **GPIO2 MODE**

With Bit [3] of the GPIO Register set to 1, the TX2/INT/GPIO2 pin is configured as a logic I/O. In this mode the TX2/INT/GPIO2 pin is readable and writeable as a logic input/output via bits [5:4] of the GPIO Register. See Table 11.

### **INTERRUPT OUTPUT (INT MODE)**

The TX2/INT/GPIO2 pin can be reconfigured as an active low interrupt output by setting bit [6] in the GPIO Register to '1' and configuring TX2/INT/GPIO2 as a GPIO2 output. In this mode, TX2/INT/GPIO2 will pull low when any of these conditions exist.

- The LM3559 is configured for NTC mode (Configuration Register 1 bit [4] = 1) and the voltage at LEDI/NTC has fallen below VTRIP (1V typical).
- 2. The LM3559 is configured for VIN Monitor mode (VIN Monitor Register bit [0] = 1) and VIN is below the programmed VIN Monitor Threshold.
- 3. The LM3559 is configured for VIN Flash Monitor mode (VIN Monitor Register bit [3] = 1) and VIN falls below the programmed VIN Flash Monitor Threshold. Figure 7 details the functionality of the TX2/INT/GPIO2 input.

Once INT is pulled low due to any of the above conditions having been met, INT will only go back high again if any of the conditions are no longer true and the Flags Register is read.




Figure 7. TX2 As an Interrupt Output (During an NTC Event)

## INDICATOR LED/THERMISTOR (LEDI/NTC)

The LEDI/NTC pin serves a dual function, either as a programmable LED message indicator driver, or as a comparator input for negative temperature coefficient (NTC) thermistors.

# MESSAGE INDICATOR CURRENT SOURCE (LEDI/NTC)

LEDI/NTC is configured as a message indicator current source by setting Configuration Register 1 bit [4] = 0. The indicator current source is enabled/disabled via Enable Register bit [6]. Enable Register bit [7] programs the Message Indictor for blinking mode. When the message indicator is set for blinking mode the pattern programmed into the Indicator Register and Indicator Blinking Register is sent to the Message Indicator current source.

The Indicator Blinking Register controls the following (see Table 19):

- 1. Number of blank periods (BLANK #). This has 16 settings.  $t_{BLANK} = t_{ACTIVE} \times BLANK\#$ , where  $t_{ACTIVE} = t_{PERIOD} \times PERIOD\#$
- 2. Pulse width (t<sub>PULSE</sub>) has 16 settings between 0 and 480 ms in steps of 32 ms. The pulse width is the duration which the indicator current is at its programmed set point at the end of the ramp-up time.

The Indicator Register controls the following (see Table 18):

- 1. Indicator current level (I<sub>IND</sub>). There are 8 message indicator current levels from 2.25 mA to 18 mA in steps of 2.25 mA.
- 2. Number of periods (PERIOD #). This has 8 steps. A period ( $t_{PERIOD}$ ) is found by ( $t_{PERIOD} = t_R + t_F + 2 \times t_{PULSE}$ ). (See Figure 8 for indicator timing).
- 3. Ramp times  $(t_R \text{ or } t_F)$  for turn-on and turn-off of the indicator current source. Four programmable times of 78 ms, 156 ms, 312 ms, and 624 ms are available. The ramp times apply for both ramp-up and ramp-down and are not independently changeable.






Figure 8. Message Indicator Timing Diagram

# Message Indicator Example 1 (Single Pulse with Dead Time):

As an example, to set up the message indicator for a 312 ms ramp-up and ramp-down, 192 ms pulse width, and 1 pulse followed by a 5s delay. The indicator settings will be as follows.  $t_R = t_F = 312$  ms,  $t_{WIDTH} = 192$  ms ( $t_{PERIOD} = 312$  ms x 2 + 192 ms x 2 = 1016 ms). BLANK# setting will be: 5s/1016 ms x 1 (PERIOD# = 1). Giving a BLANK# setting of 5. The resulting waveform will appear as:




Figure 9. Message Indicator Example 1

#### Message Indicator Example 2 (Multiple Pulses with Dead Time):

Another example has the same  $t_R$ ,  $t_F$ ,  $t_{PULSE}$ , and  $t_{BLANK}$  times as before, but this time the PERIOD# is set to 3. Now the  $t_{ACTIVE}$  time is  $t_{PERIOD} \times 3 = 1016$  ms  $\times 3 = 3048$  ms. This results in a blank time of  $t_{BLANK} = t_{ACTIVE} \times BLANK# = 3.048s \times 5 = 15.24s$ 




Figure 10. Message Indicator Example 2

#### **Updating the Message Indicator**

The best way to update the message indicator is to disable the Message Indicator output via the Enable Register bit [7], write the new sequence to the Indicator Register and/or Indicator Blinking Register, and then re-enable the Message Indicator. Updating the Indicator Registers on the fly can lead to long delays between pattern changes. This is especially true if the PERIOD#, or BLANK# setting is changed from a high setting to a lower setting.

## **NTC MODE**

Writing a (1) to Configuration Register 1 bit [4] configures the LEDI/NTC pin for NTC mode. In this mode the indicator current source is disabled and LEDI/NTC becomes the positive input to the NTC comparator. NTC mode operates as a LED current interrupt that is triggered when the voltage at LEDI/NTC goes below 1V.

Product Folder Links: LM3559



Two actions can be taken when the NTC comparator is tripped. With Configuration Register 2 bit [1] set to '0' the NTC interrupt will force the LED current from Flash mode into Torch mode. With Configuration Register 2 bit [1] set to '1' the NTC interrupt will force the LED current into shutdown.

Whether in NTC force torch or NTC shutdown, in order to re-enter flash mode or torch mode after an NTC event, two things must occur. First, the NTC input must be above the 1V threshold. Secondly, the Flags Register must be read.

To avoid noise from falsely triggering the NTC Comparator, this mode incorporates a 250  $\mu$ s deglitch timer. With NTC mode active,  $V_{LEDI/NTC}$  must go below the trip point ( $V_{TRIP}$ ) and remain below it, for 250  $\mu$ s before the LEDs are forced into Torch mode (or shutdown) and the NTC Flag is written.

## **ALTERNATE EXTERNAL TORCH (AET MODE)**

Configuration Register 2 bit [2] programs the LM3559 for Alternative External Torch mode. With this bit set to (0) (default) TX1/TORCH is a flash current interrupt that forces Torch mode only during a Flash event. For example, if TX1/TORCH goes high while the LED current is in Flash mode, the LEDs will be forced into Torch mode only for the duration of the timeout counter. At the end of the timeout counter the LEDs will turn off.

With Configuration Register 2 bit [2] set to (1) the LM3559 is configured for AET mode and the operation of TX1/TORCH becomes dependent on its occurrence relative to the STROBE input. In this mode, if TX1/TORCH goes high first, then STROBE goes high next, the LEDs are forced into Torch mode with no timeout. In this mode, if TX1/TORCH goes high after STROBE has gone high, then the TX1/TORCH pin operates as a normal LED current interrupt and the LEDs will turn off at the end of the timeout duration (see Figure 11 for a detailed operation of this mode).




Figure 11. AET Mode Timing

#### **VIN MONITOR**

The LM3559 has an internal comparator at IN that monitors the input voltage and can force the LED current into Torch mode or into shutdown, if  $V_{IN}$  falls below the programmable VIN Monitor Threshold. Bit 0 in the VIN Monitor Register enables or disables this feature. Bits [2:1] of the VIN Monitor Register program the 4 adjustable thresholds of 2.9V, 3.0V, 3.1V, and 3.2V. Bit 3 in Configuration Register 2 selects whether an undervoltage event forces Torch mode or forces the LEDs off. See Table 15 for additional information. When the VIN Monitor is active and  $V_{IN}$  falls below the programmed VIN Monitor threshold, the active current sources (LED1 and/or LED2) will either turn off or be forced into the Torch current setting. To reset the LED current to its previous level,  $V_{IN}$  must go above the VIN Monitor threshold and the Flags register must be read back. See Figure 12 for the VIN Monitor Timing Waveform.

To avoid noise from falsely triggering the VIN Monitor, this mode incorporates a 250  $\mu$ s deglitch timer. With the VIN Monitor active,  $V_{IN}$  must go below the VIN Monitor Threshold ( $V_{IN\_TH}$ ) and remain below it for 250  $\mu$ s before the LEDs are forced into Torch mode (or shutdown) and the VIN Monitor Flag is written.






Figure 12. VIN Monitor Waveform

## **VIN FLASH MONITOR (FLASH CURRENT RISING)**

A second comparator at IN is available to monitor the input voltage during the flash current turn-on. Bit [3] of the VIN Monitor Register enables/disables this feature. With this bit set to '1' the VIN Flash Monitor is active. Bits [5:4] of the VIN Monitor Register program the 4 selectable thresholds of (2.9V, 3.0V, 3.1V, and 3.2V). The feature operates as follows: during flash current turn-on the active current sources (LED1 and/or LED2) will transition through each of the lower flash and torch current levels until the target flash current is reached. With the VIN Flash Monitor active, if during the flash current turn-on, the input voltage falls below the VIN Flash Monitor threshold, the flash current is set to the level that the current ramp had risen to at the time of the undervoltage event. The Input Voltage Flash Monitor only operates during the ramping up of the flash LED current.

The VIN Flash Monitor ignores the first 2 flash codes during the flash pulse turn on. As a result, if the VIN Flash Monitor is enabled and VIN were to fall below the VIN Flash Threshold as the LED current ramps up through either of the first two levels, then the flash pulse would not be halted until code #3 (168.75 mA per current source).

To avoid noise from falsely triggering the VIN Flash Monitor, this mode incorporates an 8  $\mu$ s deglitch timer as well as an internal analog filter at the input of the VIN Flash Monitors Comparator. With the VIN Flash Monitor active,  $V_{IN}$  must go below the VIN Flash Monitor Threshold ( $V_{IN\_FLASH}$ ) and remain below it for 8  $\mu$ s before the flash current ramp is halted and the VIN Flash Monitor Flag is written.

#### LAST FLASH REGISTER

Once the VIN Flash Monitor is tripped, the flash code that corresponded to the LED current at which the flash current ramp was halted is written to the Last Flash Register. The Last Flash Register is a read-only register; the lower 4 bits are available to latch the code for LED1 and the upper 4 bits to latch the code for LED2.

For example, suppose that the LM3559 is set up for a single LED with a target flash current of 1125 mA. The VIN Flash Monitor is enabled with the VIN Flash Monitor threshold set to 3.0V (VIN Monitor Register bits [5:4] = 0, 1). When the STROBE input is brought high, the LED current begins ramping up through the torch and flash codes at 32  $\mu$ s/code. As the input current increases, the input voltage at the LM3559's IN pin begins to fall due to the source impedance of the battery. By the time the LED current has reached 900 mA (code 0x77 or 450 mA per current source), VIN falls below 3.0V. The VIN Flash Monitor will then stop the flash current ramp and the LM3559 will continue to proceed with the flash pulse, but at 900 mA instead of 1125 mA. Figure 13 details this sequence.




Figure 13. VIN Flash Monitor Example

#### LED VOLTAGE MONITOR

The LM3559 includes a 4-bit ADC which monitors the LED forward voltage (VLED) and stores the digitized value in bits [3:0] of the VLED Monitor Register. The highest voltage of VLED1 or VLED2 is automatically sensed and that becomes the sample point for the ADC. Bit 5, the ADC shutdown bit, enables/disables the ADC with the default state set to enable (bit [5] = 0).

## **AUTOMATIC CONVERSION MODE**

With the ADC enabled, a conversion is performed each time a flash pulse is started. When a flash pulse is started bit [6] of the VLED Monitor Register (End of Conversion bit) is automatically written with a '0'. At the end of the conversion, bit [6] will go high signaling that the VLED data is valid. A read back of the VLED Monitor register will clear the EOC bit. Figure 14 details the VLED Monitor Automatic Conversion.

#### MANUAL CONVERSION MODE

The VLED Monitor can be set up for manual conversion mode by setting bit [4] of the VLED Monitor Register to '1'. When this bit is set high the EOC bit (bit [6]) goes low and a conversion is performed. When the conversion is complete, the EOC bit goes high again. Subsequent conversions are performed in manual mode by reading back the VLED Monitor register, which resets the EOC bit and starts another conversion (see Figure 15).

## **ADC DELAY**

The ADC Delay register provides for a programmable delay from 250 µs to 8 ms, in steps of 250 µs. This delay is the delay from when the EOC bit goes low to when the VLED Monitor samples the LED voltage. In Automatic Mode the EOC bit goes low when the Flash LED current hits its target. In Manual mode the EOC bit goes low at the end of a readback of the VLED Monitor Register (or when the manual mode bit (bit 4) is re-written with a 1). Figure 14 and Figure 15 detail the timing of the VLED Monitor for both Automatic mode and Manual mode.






Figure 14. VLED Monitor Automatic Mode




Figure 15. VLED Monitor Manual Mode

## FLAGS REGISTER AND FAULT INDICATORS

Eight fault flags are available in the LM3559. These include: a Flash Timeout, a Thermal Shutdown, an LED Failure Flag (LEDF), an LED Thermal Flag (NTC), a VIN Monitor Flag, and a VIN Flash Monitor Flag. Additionally, two LED interrupt flag bits (TX1 interrupt and TX2 interrupt) are set when the corresponding interrupt is activated. Reading back a "1" indicates the flagged event has happened. A read of the Flags Register resets these bits.

## **FLASH TIMEOUT**

The Timeout or (TO flag), (bit [0] of the Flags Register), reads back a (1) if the LM3559 is active in Flash mode and the Timeout period expires before the Flash pulse is terminated. The flash pulse can be terminated before the Timeout period expires by pulling the STROBE pin low (with Enable Register bit [5] = 0), or by writing a (0,0) to bits [1:0] of the Enable Register. The TO flag is reset to (0) by pulling HWEN low, removing power to the LM3559, reading the Flags Register, or when the next Flash pulse is triggered.



#### THERMAL SHUTDOWN

When the LM3559's die temperature reaches +150°C, the boost converter shuts down, and the NFET and PFET turn off. Additionally, the active current source (LED1 and/or LED2) turn off. When the thermal shutdown threshold is tripped a (1) gets written to bit [1] of the Flags Register (Thermal Shutdown bit). The LM3559 will not start up again until the die temperature falls to below +135°C and the Flags Register is read back, or when the device is shut down and started up again.

#### **LED FAULT**

The LED Fault flag (bit 2 of the Flags Register) reads back a (1) if the part is active in Flash or Torch mode and either LED1 or LED2 experience an open or short condition. An LED open condition is signaled if the OVP threshold is crossed at the OUT pin while the device is in Flash or Torch mode. An LED short condition is signaled if the voltage at LED1 or LED2 goes below 500 mV while the device is in Torch or Flash mode. In an LED open condition there is a 2 µs deglitch time from when the output voltage crosses the OVP threshold to when the LED Fault Flag is triggered. In an LED short condition there is a 250 µs deglitch time before the LED Fault Flag is set. The LED Fault Flag can only be reset to (0) by pulling HWEN low, doing a power on reset of the LM3559, or by removing the fault condition and reading back the Flags Register.

#### TX1 AND TX2 INTERRUPT FLAGS

The TX1 and TX2 interrupt flags (bits [3] and [4]) indicate an interrupt event has occurred on the respective TX inputs. Bit 3 will read back a (1) if TX1 is in TX mode and there has been a TX1 event since the last read of the Flags Register. Bit 4 will read back a (1) if TX2 is in TX mode and there has been a TX2 event since the last read of the Flags Register. A read of the Flags Register automatically resets these bits. A TX event on TX1 or TX2, can be a high-to-low transition or a low-to-high transition depending on the setting of the TX1 and TX2 polarity bits (see Configuration Register 1 Bits [6:5]).

## LED THERMAL FAULT (NTC Flag)

The NTC flag (bit [5] of the Flags Register) reads back a '1' if the LM3559 is active in Flash or Torch mode, the device is in NTC mode, and the voltage at LEDI/NTC has fallen below  $V_{TRIP}$  (1V typical). When this has happened and the LM3559 has been forced into Torch mode or LED shutdown (depending on the state of Configuration Register 2 bit [1), the Flags Register must be read, and the voltage at NTC must go above 1V in order to place the device back in normal operation. (See NTC MODE section for more details).

# **INPUT VOLTAGE FLASH MONITOR FAULT**

The  $V_{IN}$  Flash Monitor Flag (bit [6] of the Flags Register) reads back a '1' when the Input Voltage Flash Monitor is enabled and  $V_{IN}$  falls below the programmed VIN Flash Monitor threshold. This flag must be read back in order to resume normal operation after the LED current has been forced to the lower flash current setting.

#### INPUT VOLTAGE MONITOR FAULT

The  $V_{IN}$  Monitor Flag (bit [7] of the Flags Register) reads back a '1' when the Input Voltage Monitor is enabled and  $V_{IN}$  falls below the programmed VIN Monitor threshold. This flag must be read back and  $V_{IN}$  must go above the VIN Monitor threshold in order to resume normal operation.

Product Folder Links: *LM3559* 



#### I<sup>2</sup>C-COMPATIBLE INTERFACE

#### START AND STOP CONDITIONS

The LM3559 is controlled via an I<sup>2</sup>C-compatible interface. START and STOP conditions classify the beginning and end of the I<sup>2</sup>C session. A START condition is defined as SDA transitioning from HIGH to LOW while SCL is HIGH. A STOP condition is defined as SDA transitioning from LOW to HIGH while SCL is HIGH. The I<sup>2</sup>C master always generates the START and STOP conditions.




Figure 16. Start and Stop Sequences

The I<sup>2</sup>C bus is considered busy after a START condition and free after a STOP condition. During data transmission the I<sup>2</sup>C master can generate repeated START conditions. A START and a repeated START condition are equivalent function-wise. The data on SDA must be stable during the HIGH period of the clock signal (SCL). In other words, the state of SDA can only be changed when SCL is LOW. Figure 17 shows the SDA and SCL signal timing for the I<sup>2</sup>C-Compatible Bus. See the **Electrical Characteristics Tables** for timing values.




Figure 17. I<sup>2</sup>C-Compatible Timing



## I<sup>2</sup>C-COMPATIBLE CHIP ADDRESS

The device address for the LM3559 is 1010011 (0xA7 for read and 0xA6 for write)). After the START condition, the  $I^2C$  master sends the 7-bit address followed by an eighth read or write bit (R/W). R/W = 0 indicates a WRITE and R/W = 1 indicates a READ. The second byte following the device address selects the register address to which the data will be written. The third byte contains the data for the selected register.




Figure 18. Device Address

# TRANSFERRING DATA

Every byte on the SDA line must be eight bits long, with the most significant bit (MSB) transferred first. Each byte of data must be followed by an acknowledge bit (ACK). The acknowledge related clock pulse (9th clock pulse) is generated by the master. The master releases SDA (HIGH) during the 9th clock pulse (write mode). The LM3559 pulls down SDA during the 9th clock pulse, signifying an acknowledge. An acknowledge is generated after each byte has been received.

#### REGISTER DESCRIPTIONS

Table 3. LM3559 Internal Registers

Register Name	Internal Hex Address	Power On/RESET Value
Enable	0x10	0x18
Privacy	0x11	0x58
Indicator	0x12	0x00
Indicator Blinking	0x13	0x00
Privacy PWM	0x14	0xF0
GPIO	0x20	0x80
VLED Monitor (ADC)	0x30	0x80
ADC Delay	0x31	0xC0
VIN Monitor	0x80	0xC0
Last Flash	0x81	0x00
Torch Brightness	0xA0	0x52
Flash Brightness	0xB0	0xDD
Flash Duration	0xC0	0x6F
Flags	0xD0	0x00
Configuration 1	0xE0	0x68
Configuration 2	0xF0	0xF0

Product Folder Links: LM3559



#### **ENABLE REGISTER**

Bits [1:0] of the Enable Register controls the on/off state of Torch mode, Flash mode, and Privacy Indicate mode. Bits [4:3] turn on/off the main current sources (LED1 and LED2). Bit [5] sets the level or edge control for the STROBE input. Bits 7 and 6 control the Indicator current source (see Table 4).

**Table 4. Enable Register Descriptions** 

Bit 7 (EN Blink)	Bit 6 (EN Message Indicator)	Bit 5 (STROBE Level/Edge)	Bit 4 (LED2 Enable)	Bit 3 (LED1 Enable)	Bit 2 (Not Used)	Bit 1 (EN1)	Bit 0 (EN0)
0 = Message Indicator Blinking Function is disabled(1) (default) 1 = Message Indicator Blinking Function is enabled. The message indicator blinks the pattern programmed in the Indicator Register and Indicator Blinking Register	0 = Message Indicator is disabled (default) 1= Message Indicator is enabled.	0 = (Level Sensitive) When STROBE goes high, the flash current will turn on and remain on for the duration the STROBE pin is held high or until the Flash Timeout occurs, whichever comes first. (default) 1 = (Edge Triggered) When STROBE goes high , the flash current will turn on and remain on for the duration of the Flash timeout.	0 = LED2 off 1 = LED2 on (default)	0 = LED1 off 1 = LED1 on (default)	N/A	Enable Bits 00 = Current S Shutdown (det 01 = Privacy Ir 10 = Torch Mo 11 = Flash Mo at timeout)	fault) ndicator Mode ode

<sup>(1)</sup> Bit 7 Enables/Disables the Message Indicator Blinking Function. With this bit set to 0 and Bit 6 set to 1, the Message Indicator turns on constantly at the programmed current as set in the Indicator Register, bits [2:0].

# **TORCH BRIGHTNESS REGISTER**

Bits [2:0] of the Torch Brightness Register set the Torch current for LED1. Bits [5:3] set the Torch current for LED2. (see Table 5).

Table 5. Torch Brightness Register Descriptions

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
(N/A)	(N/A)	(TC2A)	(TC2B)	(TC2C)	(TC1A)	(TC1B)	(TC1C)
(Not Used)		000 = 28.125 mz 001 = 56.25 mA <b>010 = 84.375 m</b> 011 = 112.5 mA 100 = 140.625 m 101 = 168.75 mz	nA (281.25 mÁ to A (337.5 mA total nA (393.75 mA to	) tal) default tal) )	000 = 28.125 mA 001 = 56.25 mA <b>010 = 84.375 m</b> 011 = 112.5 mA 100 = 140.625 m 101 = 168.75 mA	A (168.75 mA tot (225 mA total) nA (281.25 mA total) A (337.5 mA total nA (393.75 mA to	) tal) default tal) )



# **FLASH BRIGHTNESS REGISTER**

Bits [3:0] of the Flash Brightness Register set the Flash current for LED1. Bits [7:4] set the Flash current for LED2. (see Table 6).

Table 6. Flash Brightness Register Descriptions

Bit 7 (FC2A)	Bit 6 (FC2B)	Bit 5 (FC2C )	Bit 4 (FC2D)	Bit 3 (FC1A)	Bit 2 (FC1B)	Bit 1 (FC1C)	Bit 0 (FC1D)			
LED2 Flash Cu	rrent Select Bits		•	LED1 Flash Curre	nt Select Bits					
0000 = 56.25  m	A (112.5 mA total	)		0000 = 56.25  mA (	112.5 mA total)					
0001 = 112.5  m	A (225 mA total)			0001 = 112.5  mA (	225 mA total)					
0010 = 168.75  r	nA (337.5 mA tota	al)		0010 = 168.75 mA	(337.5 mA total)					
0011 = 225  mA	(450 mA total)			0011 = 225 mA (45	50 mA total)					
0100 = 281.25  r	nA (562.5 mA tota	al)		0100 = 281.25 mA	(562.5 mA total)					
0101 = 337.5  m	A (675 mA total)			0101 = 337.5  mA (	675 mA total)					
0110 = 393.75  n	nA (787.5 mA tota	al)		0110 = 393.75 mA (787.5 mA total)						
0111 = 450  mA	(900 mA total)			0111 = 450 mA (900 mA total)						
1000 = 506.25 n	nA (1012.5 mA to	tal)		1000 = 506.25 mA (1012.5 mA total)						
1001 = 562.5  m	A (1125 mA total)			1001 = 562.5 mA (1125 mA total)						
1010 = 618.75 n	nA (1237.5 mA to	tal)		1010 = 618.75 mA	(1237.5 mA total)	)				
1011 = 675 mA	(1350 mA total)			1011 = 675 mA (1350 mA total)						
1100 = 731.25 n	nA (1562.5 mA to	tal)		1100 = 731.25 mA	(1562.5 mA total)	)				
	A (1575 mA total			1101 = 787.5 mA (1575 mA total) Default						
	nA (1687.5 mA to	tal)		1110 = 843.75 mA (1687.5 mA total)						
1111 = 900 mA	(1800 mA total)			1111 = 900 mA (18	300 mA total)					

# **FLASH DURATION REGISTER**

Bits [4:0] of the Flash Duration Register set the Flash Timeout duration. Bits [6:5] set the switch current limit (see Table 7).

Table 7. Flash Duration Register Descriptions

Bit 7 (Not used)	Bit 6 (CL1)	Bit 5 (CL0)	Bit 4 (T4)	Bit 3 (T3)	Bit 2 (T2)	Bit 1 (T1)	Bit 0 (T0)
N/A	Current Limit S		Flash timeout S				
	00 = 1.4A Peak		00000 = 32  ms t				
	01 = 2.1A Peak		00001 = 64  ms t				
	10 = 2.7A Peak		00010 = 96  ms t				
	11 = 3.2A Peak	Current Limit	00011 = 128 ms				
	(default)		00100 = 160  ms 00101 = 192  ms				
			00101 = 192  ms 00110 = 224  ms				
			00110 = 224 ms 00111 = 256 ms				
			01000 = 288  ms				
			01000 = 200 ms				
			01010 = 352 ms				
			01011 = 384 ms	timeout			
			01100 = 416 ms	timeout			
			01101 = 448 ms	timeout			
			01110 = 480 ms	timeout			
				timeout (default)	)		
			10000 = 544  ms				
			10001 = 576  ms				
			10010 = 608 ms				
			10011 = 640 ms				
			10100 = 672 ms 10101 = 704 ms				
			10101 = 704  ms 10110 = 736  ms				
			10110 = 736 ms				
			11000 = 800 ms				
			11000 = 832 ms				
			11010 = 864 ms				
			11011 = 896 ms				
			11100 = 928 ms				
			11101 = 960 ms	timeout			
			11110 = 992 ms	timeout			
			11111 = 1024 m	s timeout			
			l				

Product Folder Links: LM3559



#### **FLAGS REGISTER**

The Flags Register holds the flag bits indicating: Flash Timeout, Thermal Shutdown, LED Fault (Open or Short), TX Interrupts (TX1 and TX2), LED Thermal Fault (NTC), VIN Monitor Trip, and VIN Flash Monitor Trip. All Flags are cleared on read back of the Flags Register (see Table 8).

**Table 8. Flags Register Descriptions** 

Bit 7 (V <sub>IN</sub> Monitor)	Bit 6 (VIN Flash Monitor)	Bit 5 (NTC Fault)	Bit 4 (TX2 Interrupt)	Bit 3 (TX1 Interrupt )	Bit 2 (LED Fault)	Bit 1 (Thermal Shutdown)	Bit 0 (Flash timeout)
0 = V <sub>IN</sub> is above the VIN Monitor Threshold or VIN Monitor Threshold is Disabled (default)	VIN did not fall below the VIN Flash Monitor threshold during the flash pulse turn-on or VIN Flash Monitor is disabled (default)	0 = LEDI/NTC pin is above 1V( <b>default</b> )	0 = TX2 has not changed state ( <b>default</b> )	0 = TX1 has not changed state (default)	0 = Proper LED Operation (default)	0 = Die Temperature below Thermal Shutdown Limit (default)	0 = Flash timeout did not expire ( <b>default</b> )
1 = VIN Monitor is enabled and V <sub>IN</sub> has fallen below the programmed threshold	1 = VIN Flash Monitor is enabled and V <sub>IN</sub> fell below the programmed VIN Flash Monitor threshold during the flash pulse turn-on	1 = NTC mode is enabled and LEDI/NTC has fallen below 1V	1 = TX2 has changed state (TX2 mode only)	1 = TX1 has changed state (TX1 mode only)	1 = LED Failed (Open or Short)	1 = Die Temperature has crossed the Thermal Shutdown Threshold	1 = Flash timeout Expired

# **CONFIGURATION REGISTER 1**

Configuration Register 1 holds the STROBE Input Enable bit, the STROBE polarity bit, the NTC Enable bit, the polarity selection bits for TX1 and TX2, and the Hardware Torch Enable bit (see Table 9).

Table 9. Configuration Register 1 Descriptions

Bit 7 (Hardware Torch Mode Enable)	Bit 6 (TX2 Polarity)	Bit 5 (TX1 Polarity)	Bit 4 (NTC Mode Enable)	Bit 3 (STROBE Polarity)	Bit 2 (STROBE Input Enable)	Bit 1 (Not Used)	Bit 0 (Not Used)
0 = TX1/TORCH is a TX input (default)	0 = TX2 is configured for active low polarity	0 = TX1 is configured for active low polarity	0 = LEDI/NTC pin is configured as an indicator output (default)	0 = STROBE Input Enable is active low. Pulling STROBE low will turn on Flash current	0 = STROBE Pin disabled (default)	N/A	N/A
1 = TX1/TORCH pin is a hardware TORCH enable. This bit is reset to 0 after a flash event.	1 =TX2 pin is configured for active high polarity (default)	1 = TX1 is configured for active high polarity (default)	1 = LEDI/NTC is configured as a comparator input for an NTC thermistor	1 = STROBE Input is active high. Pulling STROBE high will turn on Flash current (default)	1 = STROBE Input enabled		



#### **CONFIGURATION REGISTER 2**

Configuration Register 2 holds the TX2 shutdown select bit, the NTC shutdown select bit, the Alternate External Torch mode enable bit, and the VIN Monitor Shutdown bit (see Table 10).

Table 10. Configuration Register 2 Bit Descriptions

Bit 7 (Not used)	Bit 6 (Not used)	Bit 5 (Not used)	Bit 4 (Not used)	Bit 3 (V <sub>IN</sub> Monitor Shutdown)	Bit 2 (AET mode)	Bit 1 (NTC Shutdown)	Bit 0 (TX2 Shutdown)
N/A	N/A	N/A	N/A	0 = V <sub>IN</sub> falling below the programmed VIN Monitor Threshold will force the LED current into the programmed torch current (default)	0 = AET Mode Disabled (default)	0 = Voltage at LEDI/NTC falling below V <sub>TRIP</sub> will force the active current source (LED1 and/or LED2) to the programmed torch current (default)	0 = TX2 event will force the LED current to the programmed torch current (default)
				1 = V <sub>IN</sub> falling below the programmed VIN Monitor Threshold will force the LED current into shutdown.	1 = AET Mode Enabled	1 = Voltage at LEDI/NTC falling below V <sub>TRIP</sub> will force the active current source (either LED1 and/or LED2) into shutdown.	1 = TX2 event will force the LED current into shutdown.

#### **GPIO REGISTER**

The GPIO register contains the control bits which change the state of the TX1/TORCH/GPIO1 pin and the TX2/INT/GPIO2 pins to general purpose I/O's (GPIO's). Additionally, bit 6 of this register contains the interrupt configuration bit. Table 11 describes the bit description and functionality of the GPIO register. To configure the TX1 or TX2 pins as GPIO outputs an initial double write is required to register 0x20. For example, to configure TX2 to output a logic high, an initial write of 0xB8 would need to occur twice, to force GPIO2 low. Subsequent writes to GPIO2 after the initial set-up only requires a single write. To read back the GPIO inputs, a write, then a read, of register 0x20 must occur each time the data is read. For example, if GPIO2 is set up as a GPIO input and the GPIO2 input has then changed state, first a write to 0x20 must occur, then the following readback of register 0x20 will show the updated data. When configuring TX2 as an interrupt output, the TX2/GPIO2/INT pin must first be configured as a GPIO output (double write). For example, to configure TX2/GPIO2/INT for INT mode, a write of 0xF8 to register 0x20 must be done twice.

Table 11. GPIO Register

Bit 7 (Not Used)	Bit 6 (TX2/INT/GPIO 2 Interrupt Enable)	Bit 5 (TX2/INT/GPIO 2 data)	Bit 4 (TX2/INT/GPIO 2 data direction)	Bit 3 (TX2/INT/GPIO 2 Control)	Bit 2 (TX1/TORCH/G PIO1 data)	Bit 1 (TX1/TORCH/G PIO1 data direction)	Bit 0 (TX1/TORCH/G PIO1 Control)
N/A	0 = TX2/INT/GPIO2 is configured according to bit 3 of this register (default)	This bit is the read or write data for the GPIO2 pin in GPIO mode	0 = TX2/INT/GPIO2 is a GPIO Input (default)	0 = TX2/INT/GPIO is a TX2 interrupt (default)	This bit is the read or write data for the GPIO1 pin in GPIO mode	0 = TX1/TORCH/G PIO1 is a GPIO input (default)	0 = TX1/TORCH/G PIO1 pin is configured according to Configuration Register 1 bit[7] (default)
	1 = with bits [4:3] = 11, TX2/INT/GPIO2 is an interrupt output. See Interrupt section.		1 = TX2/INT/GPIO2 is a GPIO Output	1 = TX2/INT/GPIO2 is configured as a GPIO		1 TX1/TORCHGP IO1 is an output	1 = TX1/TORCH/G PIO1 pin is configured as a GPIO

Submit Documentation Feedback Product Folder Links: LM3559



#### LAST FLASH REGISTER

The Last Flash Register is a read only register which is loaded with the flash code corresponding to the flash level that the LM3559 was at if any of the following events happens:

- 1. Voltage at LEDI/NTC falling below  $V_{TRIP}$  with the device in NTC mode (Configuration Register 1 bit [4] = 1)
- 2. Input voltage falling below the programmed VIN Monitor Threshold with device in VIN Monitor mode (VIN Monitor Register bit [0] = 1)
- 3. Input voltage falling below the programmed VIN Flash Monitor Threshold with the device in VIN Flash Monitor mode (VIN Monitor Register bit [3] = 1).

The Last Flash Register is updated at the same time that the corresponding Flag bit is written to the Flags Register. This results in a delay of 250  $\mu$ s from when  $V_{LEDI/NTC}$  (NTC mode) crosses  $V_{TRIP}$ , or  $V_{IN}$  (VIN Monitor enabled) crosses the  $V_{IN\_TH}$ . During VIN Flash Monitor there is a 8  $\mu$ s deglitch time so the VIN Flash Monitor Flag is written (and the Last Flash Register is updated) 8  $\mu$ s after  $V_{IN}$  falls below  $V_{IN}$  Flash.

**Table 12. Last Flash Register Descriptions** 

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
(LF2A)	(LF2B)	(LF2C)	(LF2D)	(LF1A)	(LF1B)	(LF1C)	(LF1D)
These bits are real LED2 that the LM3 0000 = 56.25 mA (0001 = 112.5 mA (0010 = 168.75 mA (0010 = 281.25mA (0110 = 337.5 mA (0110 = 337.5 mA (0111 = 450 mA (91000 = 506.25 mA (1010 = 618.75 mA (1011 = 675 mA (1110 = 731.25 mA (1110 = 737.5 mA (1111 = 843.75 mA (1111 = 843.75 mA (1111 = 900 m	d only and repress at duri [112.5 mA total] [1225 mA total] [1337.5 mA total] [1562.5 mA total] [1675 mA total] [1687.5 mA total]	esent the Flash Cung the interrupt.  (1) (2) (3) (4) (4) (5) (6) (7) (7) (8) (8) (9) (9) (9) (9) (9) (9) (9) (9) (9) (9	, ,	These bits are re LED1 that the LN 0000 = 56.25 mA 0001 = 112.5 mA 0010 = 225 mA (0100 = 281.25 mA 0110 = 393.75 mA 0110 = 393.75 mA 1000 = 506.25 mA 1010 = 618.75 mA 1010 = 618.75 mA 1110 = 731.25 mA 1110 = 731.25 mA 1110 = 787.5 mA	aad only and repre ### ### ### ### ### ### ### ### ### ### (112.5 mA total) ### (337.5 mA total) ### (362.5 mA total) ### (562.5 mA total) ### (787.5 mA total) ### (1012.5 mA total) ### (1125 mA total) ### (1237.5 mA total) ### (1237.5 mA total) ### (1562.5 mA total) ### (1562.5 mA total) #### (1562.5 mA total) #### (1562.5 mA total) #### (1563.5 mA total)	esent the Flash Cung the interrupt.	, ,

#### **VLED MONITOR REGISTER**

The VLED Monitor Register controls the internal 4-bit analog to digital converter. Bits [3:0] of this register contain the 4-bit data of the LED voltage. This data is the digitized voltage of the highest of either VLED1 to GND or VLED2 to GND. Bit [4] is the Manual Mode enable which provides for a manual conversion of the ADC. In Manual Mode the Automatic Conversion is still performed. In automatic conversion mode a conversion is performed each time a flash pulse is initiated. Bit [5] is the ADC shutdown bit. Bit [6] signals the end of conversion. This is a read-only bit that goes high when a conversion is complete and data is ready. A read of the VLED Monitor Register clears the End of Conversion bit (see Table 13).

Product Folder Links: LM3559



## **Table 13. VLED Monitor Register Descriptions**

Bit 7 (Not Used)	Bit 6 (End of Conversion)	Bit 5 (Shutdown)	Bit 4 (Manual Mode Enable)	Bit 3 (ADC3)	Bit 2 (ADC2)	Bit 1 (ADC1)	Bit 0 (ADC0)
N/A	0 = Conversion in progress (default) 1 = Conversion	0 = ADC is enabled (default) 1 = ADC is	0 = Manual Mode Disabled (default) 1 = Manual	0000 = (VLED < 0001 = (3.2V ≤ \ 0010 = (3.3V ≤ \ 0011 = (3.4V ≤ \	VLED < 3.3V) VLED < 3.4V)		
	done	shutdown, no conversion is performed	no Mode is	0100 = (3.5V \le \) 0101 = (3.6V \le \) 0110 = (3.7V \le \) 0111 = (3.8V \le \) 1000 = (3.9V \le \) 1001 = (4.0V \le \) 1010 = (4.1V \le \) 1011 = (4.2V \le \) 1100 = (4.3V \le \) 1110 = (4.5V \le \) 1111 = (4.6V \le \)	/LED < 3.7V) /LED < 3.8V) /LED < 3.9V) /LED < 4.0V) /LED < 4.1V) /LED < 4.2V) /LED < 4.4V) /LED < 4.4V) /LED < 4.5V) /LED < 4.6V)		

#### **ADC DELAY REGISTER**

The ADC Delay Register programs the delay from when the EOC bit goes low to when a conversion is initiated. This delay applies to both Manual Mode and Automatic Mode. Bit 5 is the No-Delay bit and can set the delay to effectively 0 (see Table 14, Figure 14, and Figure 15).

Table 14. ADC Delay Register

			-	•				
Bit 7 (Not Used)	Bit 6 (Not used)	Bit 5 (No Delay)	Bit 4 (D1) Bit 3 (D2) Bit 2 (D3) Bit 1 (D4) Bit 0 (D5)					
		0 = Delay is set by bits [4:0] (default)	conversion is started (250 µs/step).					
N/A		1 = no delay from when the EOC goes low to when the conversion is started.	00000 = 250 μ 	s (default)				
			11111 = 8ms					

# **INPUT VOLTAGE MONITOR REGISTER**

The VIN Monitor Register contains the Enable bit for the VIN Monitor, the threshold select for the VIN Monitor, the enable bit for the VIN Flash Monitor, and the threshold select for the VIN Flash Monitor (see Table 15).

Table 15. VIN Monitor Register

Bit 7 (Not used)	Bit 6 (Not used)	Bit 5 (VIN Flash Monitor Monitor Threhold 1) Bit 4		Bit 3 (VIN Flash Monitor Enable)	Bit 2 (VIN Monitor Threshold 1)	Bit 1 (VIN Monitor Threshold 0)	Bit 0 (VIN Monitor Enable)
N/A		00= 2.9V (defau 01 = 3.0V 10 = 3.1V 11 = 3.2V	ult)	0 = VIN Flash Monitor is disabled (default)	00 = 2.9V (defa 01= 3.0V 10 = 3.1V 11 = 3.2V	ult)	0 = VIN Monitor disabled ( <b>default</b> )
				1 = VIN Flash Monitor is enabled			1 = VIN Monitor enabled

#### PRIVACY REGISTER

The Privacy Register contains the bits to control which current source is used for the privacy indicator (LED1 or LED2 or both), whether the privacy indicator turns off or remains on after the flash pulse terminates, and the duty cycle settings (between 10% and 80%) for setting the privacy LED current (see Table 16).

Submit Documentation Feedback

Product Folder Links: LM3559



# Table 16. Privacy Register

Bit 7 (Blink 2)	Bit 6 (Blink 1)	Bit 5 (LED2 Privacy)	Bit 4 (LED1 Privacy)	Bit 3 (Privacy Terminate)	Bit 2 (PD2)	Bit 1 (PD1)	Bit 0 (PD0)
00 = No Blinking 01 = 128 ms Blin (default) 10 = 256 ms Blin 11 = 512 ms Blin	nk Period nk Period	0 = LED2 is off for privacy mode (default) 1 = LED2 is on for privacy mode	0 = LED1 is off for privacy mode 1 = LED1 is on for privacy mode (default)	0 = Privacy mode turns back on at the end of the flash pulse 1 = Privacy mode turns off at the end of the flash pulse (default)	Privacy mode cu current) 000 = 10% (defa 001 = 20% 010 = 30% 011 = 40% 100 = 50% 101 = 60% 110 = 70% 111 = 80%	rrent levels (% of ult)	minimum torch

#### PRIVACY PWM PERIOD REGISTER

The Privacy PWM Register contains the bits to control the PWM period for the privacy indicate mode (see Table 17).

**Table 17. Privacy PWM Period Register** 

Bits 7-3	Bit 2	Bit 1	Bit 0
(Not Used)	(P3)	(P2)	(P1)
	000 = 5.12 ms 001 = 2.56 ms 010 = 1.28 ms 011 = 640 μs 1XX = 320 μs		

#### **INDICATOR REGISTER**

The Message Indicator Register contain the bits which control the following:

- 1. Indicator current level
- 2. Pulse width
- 3. Ramp times for turn-on and turn-off of the indicator current source (see Figure 19 for the message indicator timing diagram).

**Table 18. Indicator Register** 

Bit 7 (R2)	Bit 6 (R1)	Bit 5 (P3)	Bit 4 (P2)	Bit 3 (P1)	Bit 2 (I3)	Bit 1 (I2)	Bit 0 (I1)
(t <sub>RAMP</sub> ) <b>00 = 78 ms (def</b> 01 = 156 ms 10 = 312 ms 11 = 624 ms	ault)	(PERIOD#) 000 = 0 (default 001 = 1 010 = 2 011 = 3 100 = 4 101 = 5 110 = 6	)		(I <sub>IND</sub> ) <b>000 = 2.25 mA</b> 001 = 4.5 mA 010 = 6.75 mA 011 = 9 mA 100 = 11.25 mA 101 = 13.5 mA 110 = 15.75 mA		. ,
		111 = 7			111 = 18 mA		

# **INDICATOR BLINKING REGISTER**

The Indicator Blinking Register contain the bits which control the following:

- 1. Number of periods  $(t_{PERIOD} = t_{RAMP} \times 2 + t_{PULSE} \times 2)$
- 2. Active Time  $(t_{ACTIVE} = t_{PERIOD} \times PERIOD#)$
- 3. Blank Time  $(t_{BLANK} = t_{ACTIVE} \times BLANK#)$ 
  - (see Figure 19)

Copyright © 2011–2013, Texas Instruments Incorporated



# Table 19. Indicator Blinking Register

Bit 7 (M4)	Bit 6 (M3)	Bit 5 (M2)	Bit 4 (M1)	Bit 3 (PW4)	Bit 2 (PW3)	Bit 1 (PW2)	Bit 0 (PW1)			
BLANK#				Pulse Time (t <sub>PULSE</sub> )						
0000 = 0 (defau	lt)			0000 = 0 (default)						
0001 = 1	,			0001 = 32  ms	,					
0010 = 2				0010 = 64  ms						
0011 = 3				0011 = 92  ms						
0100 = 4				0100 = 128  ms						
0101 = 5				0101 = 160 ms						
0110 = 6				0110 = 196 ms						
0111 = 7				0111 = 224 ms						
1000 = 8				1000 = 256  ms						
1001 = 9				1001 = 288  ms						
1010 = 10				1010 = 320 ms						
1011 = 11				1011 = 352 ms						
1100 = 12					1100 = 384  ms					
1101 = 13				1101 = 416 ms						
1110 = 14 1110 = 448 ms										
1111 = 15				1111 = 480 ms						




Figure 19. Message Indicator Timing Diagram



#### **APPLICATIONS INFORMATION**

#### **OUTPUT CAPACITOR SELECTION**

The LM3559 is designed to operate with at least a 10  $\mu$ F ceramic output capacitor. When the boost converter is running the output capacitor supplies the load current during the boost converters on-time. When the NMOS switch turns off the inductor energy is discharged through the internal PMOS switch, supplying power to the load and restoring charge to the output capacitor. This causes a sag in the output voltage during the on-time and a rise in the output voltage during the off-time. The output capacitor is therefore chosen to limit the output ripple to an acceptable level depending on load current and input/output voltage differentials and also to ensure the converter remains stable.

For proper operation the output capacitor must be at least a 10  $\mu$ F ceramic. Larger capacitors such as a 22  $\mu$ F or capacitors in parallel can be used if lower output voltage ripple is desired. To estimate the output voltage ripple considering the ripple due to capacitor discharge ( $\Delta V_Q$ ) and the ripple due to the capacitors ESR ( $\Delta V_{ESR}$ ) use the following equations:

For continuous conduction mode, the output voltage ripple due to the capacitor discharge is:

$$\Delta V_{Q} = \frac{I_{LED} \times (V_{OUT} - V_{IN})}{f_{SW} \times V_{OUT} \times C_{OUT}}$$
(1)

The output voltage ripple due to the output capacitors ESR is found by:

$$\Delta V_{ESR} = R_{ESR} x \left( \frac{I_{LED} x V_{OUT}}{V_{IN}} \right) + \Delta I_{L}$$

$$\Delta I_{L} = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{2 \times f_{SW} \times L \times V_{OUT}}$$
(2)

In ceramic capacitors the ESR is very low so a close approximation is to assume that 80% of the output voltage ripple is due to capacitor discharge and 20% from ESR. Table 20 lists different manufacturers for various output capacitors and their case sizes suitable for use with the LM3559.

#### INPUT CAPACITOR SELECTION

Choosing the correct size and type of input capacitor helps minimize the voltage ripple caused by the switching of the LM3559's boost converter, and reduces noise on the boost converter's input terminal that can feed through and disrupt internal analog signals. In the Typical Application Circuit a 10  $\mu$ F ceramic input capacitor works well. It is important to place the input capacitor as close as possible to the LM3559's input (IN) terminal. This reduces the series resistance and inductance that can inject noise into the device due to the input switching currents. Table 20 lists various input capacitors that or recommended for use with the LM3559.

Table 20. Recommended Input/Output Capacitors (X5R Dielectric)

Manufacturer	Part Number	Value	Case Size	Voltage Rating
TDK Corporation	C1608JB0J106M	10 μF	0603 (1.6mm×0.8mm×0.8mm)	6.3V
TDK Corporation	C2012JB1A106M	10 μF	0805 (2mm×1.25mm×1.25mm)	10V
TDK Corporation	C2012JB0J226M	22 µF	0805 (2mm×1.25mm×1.25mm)	6.3V
Murata	GRM188R60J06M	10 μF	0603 (1.6mmx0.8mmx0.8mm)	6.3V
Murata	GRM21BR61A106KE19	10 μF	0805 (2mm×1.25mm×1.25mm)	10V
Murata	GRM21BR60J226ME39L	22 μF	0805 (2mm×1.25mm×1.25mm)	6.3V

Product Folder Links: LM3559



#### INDUCTOR SELECTION

The LM3559 is designed to use a 1  $\mu$ H or 2.2  $\mu$ H inductor. Table 21 lists various inductors and their manufactures that can work well with the LM3559. When the device is boosting ( $V_{OUT} > V_{IN}$ ) the inductor will typically be the largest area of efficiency loss in the circuit. Therefore choosing an inductor with the lowest possible series resistance is important. Additionally, the saturation rating of the inductor should be greater than the maximum operating peak current of the LM3559. This prevents excess efficiency loss that can occur with inductors that operate in saturation and prevents over heating of the inductor and further efficiency loss. For proper inductor operation and circuit performance ensure that the inductor saturation and the peak current limit setting of the LM3559 is greater than  $I_{PEAK}$  in the following calculation:

$$I_{PEAK} = \frac{I_{LOAD}}{\eta} \times \frac{V_{OUT}}{V_{IN}} + \Delta I_{L} \quad \text{where} \quad \Delta I_{L} = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{2 \times f_{SW} \times L \times V_{OUT}}$$
(3)

 $f_{SW}$  = 2MHz, and efficiency can be found in the Typical Performance Characteristics plots.

Manufacturer	L	Part Number	Dimensions (L×W×H)	I <sub>SAT</sub>	R <sub>DC</sub>
TOKO	2.2 µH	FDSD0312-H-2R2M	3mm×3.2mm×1.2mm	2.3A	105 mΩ
TOKO	1µH	FDSD0312-H-1R0M	3mm×3.2mm×1.2mm	3.4A	43 mΩ
TOKO	1.5µH	FDSD0312-H-1R5M	3mm×3.2mm×1.2mm	2.8A	71 mΩ
TOKO	2.2µH	FDSD0312-2R2M	3mm x 3mm x 1.2mm	2.3A	145 mΩ
TOKO	1µH	FDSD0312-1R0M	3mm x 3mm x 1.2mm	3.4A	70mΩ
TDK	1µH	VLS4012ET-1R0N	4mm x 4mm x 1.2mm	2.8A	50mΩ
TDK	2.2 µH	VLS252012T-2R2M1R3	2mm×2.5mm×1.2mm	1.5A	TBD

Table 21. Recommended Inductors

#### NTC THERMISTOR SELECTION

Programming bit [4] of Configuration Register 1 with a (1) selects NTC mode and makes the LEDI/NTC pin a comparator input for flash LED thermal sensing. Figure 20 shows the LM3559 using the NTC thermistor circuit. The thermal sensor resistor divider is composed of R3 and R(T), where R(T) is the Negative Temperature Coefficient Thermistor,  $V_{BIAS}$  is the bias voltage for the resistive divider, and R3 is used to linearize the NTC's response around the NTC comparators trip point.  $C_{BYP}$  is used to filter noise at the NTC input.




Figure 20. LM3559 Typical Application Circuit with Thermistor



In designing the NTC circuit, we must choose values for  $V_{BIAS}$ , R(T) and R3. To begin with, NTC thermistors have a non-linear relationship between temperature and resistance:

$$R(T) = R_{25^{\circ}C} \times e^{\left[\beta \left(\frac{1}{T^{\circ}C + 273} - \frac{1}{298}\right)\right]}$$
(4)

where  $\beta$  is given in the thermistor datasheet and R<sub>25C</sub> is the thermistors value at +25°C. R3 is chosen so that the temperature-to-resistance relationship becomes more linear and can be found by solving for R3 in the R(T) and R3 resistive divider:

$$R3 = \frac{R_{T(TRIP)} (V_{BIAS} - V_{TRIP})}{V_{TRIP}}$$
(5)

where R(T)<sub>TRIP</sub> is the thermistors value at the temperature trip point and  $V_{TRIP} = 1V$  (typical). As an example, with  $V_{BIAS} = 2.5V$  and a thermistor whose nominal value at +25°C is 100 k $\Omega$  and a  $\beta$  = 4500K, the trip point is chosen to be +93°C. The value of R(T) at 93°C is:

$$R(T) = 100 \text{ k}\Omega \times e^{\left[\frac{\beta}{93 + 273} - \frac{1}{298}\right]} = 6.047 \text{ k}\Omega$$

$$R3 \text{ is then: } \frac{6.047 \text{k}\Omega \times (2.5 \text{V} - 1 \text{V})}{1 \text{V}} = 9.071 \text{ k}\Omega$$
(6)

Figure 21 shows the linearity of the thermistor resistive divider of the previous example.




Figure 21. Thermistor Resistive Divider Response vs Temperature

# **Layout Recommendations**

The high switching frequency and large switching currents of the LM3559 make the choice of layout important. The following steps should be used as a reference to ensure the device is stable and maintains proper LED current regulation across its intended operating voltage and current range.

- 1. Place  $C_{IN}$  on the top layer (same layer as the LM3559) and as close to the device as possible. The input capacitor conducts the driver currents during the low side MOSFET turn-on and turn-off and can see current spikes over 1A in amplitude. Connecting the input capacitor through short wide traces to both the IN and GND terminals will reduce the inductive voltage spikes that occur during switching and which can corrupt the  $V_{IN}$  line.
- 2. Place  $C_{OUT}$  on the top layer (same layer as the LM3559) and as close as possible to the OUT and GND terminal. The returns for both  $C_{IN}$  and  $C_{OUT}$  should come together at one point, and as close to the GND pin as possible. Connecting  $C_{OUT}$  through short wide traces will reduce the series inductance on the OUT and GND terminals that can corrupt the  $V_{OUT}$  and GND line and cause excessive noise in the device and surrounding circuitry.
- 3. Connect the inductor on the top layer close to the SW pin. There should be a low-impedance connection



from the inductor to SW due to the large DC inductor current, and at the same time the area occupied by the SW node should be small so as to reduce the capacitive coupling of the high dV/dt present at SW that can couple into nearby traces.

- 4. Avoid routing logic traces near the SW node so as to avoid any capacitively coupled voltages from SW onto any high impedance logic lines such as TX1/TORCH/GPIO1, TX2/INT/GPIO2, HWEN, LEDI/NTC (NTC mode), SDA, and SCL. A good approach is to insert an inner layer GND plane underneath the SW node and between any nearby routed traces. This creates a shield from the electric field generated at SW.
- 5. Terminate the Flash LED cathodes directly to the GND pin of the LM3559. If possible, route the LED returns with a dedicated path so as to keep the high amplitude LED currents out of the GND plane. For Flash LEDs that are routed relatively far away from the LM3559, a good approach is to sandwich the forward and return current paths over the top of each other on two layers. This will help in reducing the inductance of the LED current paths.
- 6. The NTC Thermistor is intended to have its return path connected to the LEDs cathode. This allows the thermistor resistive divider voltage (V<sub>NTC</sub>) to trip the comparators threshold as V<sub>NTC</sub> is falling. Additionally, the thermistor to LED cathode junction should be connected as close as possible in order to reduce the thermal impedance between the LED and the thermistor. The draw back is that the thermistor's return will see the switching currents from the LM3559's boost converter. Because of this, it is necessary to have a filter capacitor at the NTC pin which terminates close to the GND of the LM3559 (see CBYP in Figure 20).





# **REVISION HISTORY**

Changes from Original (May 2013) to Revision A						
•	Changed layout of National Data Sheet to TI format		38			

Product Folder Links: LM3559



# PACKAGE OPTION ADDENDUM

3-May-2013

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
LM3559TLE/NOPB	ACTIVE	DSBGA	YZR	16	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	3559	Samples
LM3559TLX/NOPB	ACTIVE	DSBGA	YZR	16	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	3559	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-May-2013

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3559TLE/NOPB	DSBGA	YZR	16	250	178.0	8.4	2.08	2.08	0.76	4.0	8.0	Q1
LM3559TLX/NOPB	DSBGA	YZR	16	3000	178.0	8.4	2.08	2.08	0.76	4.0	8.0	Q1

www.ti.com 8-May-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3559TLE/NOPB	DSBGA	YZR	16	250	210.0	185.0	35.0
LM3559TLX/NOPB	DSBGA	YZR	16	3000	210.0	185.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>