# LP8556 High-Efficiency LED Backlight Driver for Tablets 

Check for Samples: LP8556

## FEATURES

- High Efficiency DC/DC Boost Converter with Integrated $0.19 \Omega$ Power MOSFET and Three Switching Frequency Options: 312 / 625 / 1250 kHz
- 2.7 V to 36 V Boost Switch Input Voltage Range Supports Multi-cell Li-Ion Batteries (2.7V-20V VDD Input Range)
- 7V to 43V Boost Switch Output Voltage Range Supports as few as 3 WLEDs in Series per Channel and as Many as 12
- Configurable Channel Count (1 to 6)
- Up to 50 mA per Channel
- PWM and / or $\mathrm{I}^{2} \mathrm{C}$ Brightness Control
- Phase-Shift PWM Mode Reduces Audible Noise
- Adaptive Dimming for Higher LED Drive Optical Efficiency
- Programmable Edge-rate Control and Spread Spectrum Scheme Minimize Switching Noise and Improve EMI Performance
- LED Fault (short/open) Detection, UVLO, TSD, OCP and OVP (up to 6 Threshold Options)
- Available in Tiny 20-bump, $1.715 \mathrm{~mm} \times 2.376$ $\mathrm{mm} \times 0.6 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch, DSBGA Package, and $24-\mathrm{pad}, 4 \mathrm{~mm} \times 4 \mathrm{~mm} \times 0.8 \mathrm{~mm}, 0.5 \mathrm{~mm}$ Pitch, WQFN Package.


## APPLICATIONS

- Tablet LCD Display LED Backlight


## DESCRIPTION

LP8556 is a white LED driver featuring an asynchronous boost converter and six high precision current sinks that can be controlled by a PWM signal or an $I^{2} \mathrm{C}$ master.
The boost converter uses adaptive output voltage control for setting the optimal LED driver voltages as low as 7 V and as high as 43 V . This feature minimizes the power consumption by adjusting the output voltage to the lowest sufficient level under all conditions. The converter can operate at three switching frequencies: 312, 625 and 1250 kHz settable with an external resistor or pre-configured via EPROM. Programmable slew rate control and spread spectrum scheme minimize switching noise and improve EMI performance.
LED current sinks can be set with the PWM dimming resolution of up to 15 bits. Proprietary adaptive dimming mode allows higher system power saving. In addition, phase shifted LED PWM dimming allows reduced audible noise and smaller boost output capacitors.
The LP8556 has a full set of safety features that ensure robust operation of the device and external components. The set consists of input under-voltage lockout, thermal shutdown, over-current protection, up to 6 levels of overvoltage protection, LED open and short detection.
The LP8556 operates over the ambient temperature range of $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. It is available in space saving 20 bump DSBGA and 24 -pad WQFN packages.

[^0]
## Typical Application



## Typical Application (2)


www.ti.com

## Recommended Inductance for the Boost Power Stage

Assumes 20 mA as the maximum LED current per string and 3.3 V as the maximum LED forward voltage.

| Number of LED Strings | Number of LEDs per String | Boost Input Voltage Range [V] | L1 Inductance [ $\mu \mathrm{H}$ ] |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{f}_{\text {SW }}=1250 \mathbf{k H z}$ | $\mathbf{f}_{\text {Sw }} \mathbf{= 6 2 5} \mathbf{~ k H z}$ | $\mathbf{f}_{\text {SW }}=\mathbf{3 1 2} \mathbf{~ k H z}$ |
| 6 | 6 | 2.7V-4.4V | $3.3 \mu \mathrm{H}-6.8 \mu \mathrm{H}$ | $6.8 \mu \mathrm{H}-15 \mu \mathrm{H}$ | $10 \mu \mathrm{H}-33 \mu \mathrm{H}$ |
|  |  | $5.4 \mathrm{~V}-8.8 \mathrm{~V}$ | $10 \mu \mathrm{H}-22 \mu \mathrm{H}$ | $22 \mu \mathrm{H}-47 \mu \mathrm{H}$ | $47 \mu \mathrm{H}-100 \mu \mathrm{H}$ |
| 6 | 8 | $2.7 \mathrm{~V}-4.4 \mathrm{~V}$ | $4.7 \mu \mathrm{H}-10 \mu \mathrm{H}$ | $10 \mu \mathrm{H}-15 \mu \mathrm{H}$ | $22 \mu \mathrm{H}-33 \mu \mathrm{H}$ |
|  |  | $5.4 \mathrm{~V}-8.8 \mathrm{~V}$ | $10 \mu \mathrm{H}-22 \mu \mathrm{H}$ | $22 \mu \mathrm{H}-68 \mu \mathrm{H}$ | $47 \mu \mathrm{H}-100 \mu \mathrm{H}$ |
| 4 | 10 | $5.4 \mathrm{~V}-8.8 \mathrm{~V}$ | $6.8 \mu \mathrm{H}-22 \mu \mathrm{H}$ | $22 \mu \mathrm{H}-47 \mu \mathrm{H}$ | $47 \mu \mathrm{H}-100 \mu \mathrm{H}$ |
| 4 | 12 | $5.4 \mathrm{~V}-8.8 \mathrm{~V}$ | $10 \mu \mathrm{H}-22 \mu \mathrm{H}$ | $22 \mu \mathrm{H}-47 \mu \mathrm{H}$ | $33 \mu \mathrm{H}-100 \mu \mathrm{H}$ |

## Recommended Capacitances for the Boost and LDO Power Stages ${ }^{(1)}$

| Switching Frequency [kHz] | $\mathbf{C}_{\mathbf{I N}}[\boldsymbol{\mu F}]$ | $\mathbf{C}_{\mathbf{O U T}}[\boldsymbol{\mu} \mathbf{F}]$ | $\mathbf{C}_{\mathbf{V L D O}}[\mu \mathrm{F}]$ |
| :---: | :---: | :---: | :---: |
| 1250 | 2.2 | 4.7 | 10 |
| 625 | 2.2 | 4.7 | 10 |
| 312 | 4.7 | 10 | 10 |

(1) Capacitance of Multi Layer Ceramic Capacitors (MLCC) can change significantly with the applied DC voltage. Use capacitors with good capacitance vs. DC bias characteristics. In general, MLCC in bigger packages have lower capacitance de-rating than physically smaller capacitors.

## Connection Diagrams (DSBGA)



Figure 1. 20-bump DSBGA Package - Top View See Package Number YFQ0020


Figure 2. Bottom View

## Connection Diagrams (WQFN)



Figure 3. 24-pin WQFN Package - Top View See Package Number RTW0024A


Figure 4. Bottom View

## PIN DESCRIPTIONS

| uSMD | WQFN | Name | Type ${ }^{(1)}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| A1, B1 | 1, 2 | SW | A | A connection to the drain terminal of the integrated power MOSFET. |
| A2, B2 | 3, 4 | GND_SW | G | A connection to the source terminal of the integrated power MOSFET. |
| A3 | 5 | SDA | I/O | $\mathrm{I}^{2} \mathrm{C}$ data input/output pin. |
| A4 | 6 | SCL | 1 | $\mathrm{I}^{2} \mathrm{C}$ clock input pin. |
| B3 | 9 | PWM | 1 | PWM dimming input. Supply a 75 Hz to 25 kHz PWM signal to control dimming. This pin must be connected to GND if unused. |
| B4 | 7 | EN / VDDIO | P | Dual purpose pin serving both as a Chip enable and as a power supply reference for PWM, SDA and SCL inputs. Drive this pin with a logic gate capable of sourcing a minimum of 1 mA . |
| C1 | 22 | VDD | P | Device power supply pin. Provide 2.7 V to 20 V supply to this pin. This pin is an input of the internal LDO regulator. The output of the internal LDO is what powers the device. |
| C2 | 20 | VBOOST | A | Boost converter output pin. The internal Feedback (FB) and Overvoltage Protection (OVP) circuitry monitors the voltage on this pin. Connect the converter output capacitor bank close to this pin. |
| C3 | 21 | FSET | A | A connection for setting the boost frequency and PWM output dimming frequency by using an external resistor. Connect a resistor, R RSET, between this pin and the ground reference (See Table 5). This pin may be left floating if PWM_FSET_EN=0 AND BOOST_FSET_EN=0 (See Table 9). |
| C4 | 14 | LED3 | A | LED driver - current sink terminal. If unused, it may be left floating. |
| D1 | 19 | VLDO | P | Internal LDO output pin. Connect a capacitor, $\mathrm{C}_{\text {VLDO }}$, between this pin and the ground reference. |
| D2 | 23 | ISET | A | A connection for the LED current set resistor. Connect a resistor, $\mathrm{R}_{\text {ISET }}$, between this pin and the ground reference. This pin may be left floating if ISET_EN=0 (See Table 9). |
| D3 | $\begin{gathered} 10,11,15,24, \\ \text { DAP } \end{gathered}$ | GND | 1 | Ground pin. |
| D4 | 13 | LED2 | A | LED driver - current sink terminal. If unused, it may be left floating. |
| E1 | 18 | LED6 | A | LED driver - current sink terminal. If unused, it may be left floating. |
| E2 | 17 | LED5 | A | LED driver - current sink terminal. If unused, it may be left floating. |
| E3 | 16 | LED4 | A | LED driver - current sink terminal. If unused, it may be left floating. |
| E4 | 12 | LED1 | A | LED driver - current sink terminal. If unused, it may be left floating. |
|  | 8 | NC | - | No Connect pin. |

(1) A: Analog Pin, G: Ground Pin, P: Power Pin, I: Digital Input Pin, I/O: Digital Input/Output Pin

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## Absolute Maximum Ratings ${ }^{(1)(2)}$

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| V $_{\text {DD }}$ | -0.3 | 24 | V |
| Voltage on Logic Pins (SCL, SDA, PWM) | -0.3 | 6 | V |
| Voltage on Analog Pins (VLDO, EN / VDDIO) | -0.3 | 6 | V |
| Voltage on Analog Pins (FSET, ISET) | -0.3 | VLDO+0.3 | V |
| V (LED1...LED6,SW, VBOOST ) | -0.3 | 50 | V |
| Junction Temperature (TJ-MAX) ${ }^{(3)}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering) $^{\text {HBM }^{(4)}}$ |  | 260 | ${ }^{\circ} \mathrm{C}$ |
| CDM $^{(5)}$ | 2 |  | kV |

(1) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
(2) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.
(3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be de-rated. Maximum ambient temperature ( $T_{A-M A X}$ ) is dependent on the maximum operating junction temperature ( $T_{J-M A X}$-OP $=$ $125^{\circ} \mathrm{C}$ ), the maximum power dissipation of the device in the application ( $P_{D-M A X}$ ), and the junction-to ambient thermal resistance of the part/package in the application $\left(\theta_{J A}\right)$, as given by the following equation: $T_{A-M A X}=T_{J-M A X-O P}-\left(\theta_{J A} \times P_{D-M A X}\right)$.
(4) Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.
(5) Field Induced Charge Device Model, applicable std. JESD22-C101-C

Operating Ratings ${ }^{(1)(2)}$

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| VDD Range | 2.7 | 20 | V |
| EN / VDDIO Range | 1.62 | 3.6 | V |
| V (LED1...LED6, SW, VBOOST) | 0 | 48 | V |
| Junction Temperature Range $\left(T_{\mathrm{J}}\right)$ | -30 | 125 | ${ }^{\circ} \mathrm{C}$ |
| Ambient Temperature Range $\left(T_{A}\right)$ | -30 | 85 | ${ }^{\circ} \mathrm{C}$ |

(1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.
(2) All voltages are with respect to the potential at the GND pins.

## Thermal Properties ${ }^{(1)}$

|  | Min | Max |
| :--- | :---: | :---: |
| Junction-to-Ambient Thermal Resistance $\left(\theta_{\text {JA }}\right)$, TMD Package | 40 | 73 |
| Junction-to-Ambient Thermal Resistance $\left(\theta_{\text {JA }}\right)$, SQA Package | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

(1) Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.

LP8556

## Electrical Characteristics ${ }^{(1)(2)}$

Limits in standard typeface are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Limits in boldface type apply over the full operating ambient temperature range $\left(-30^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\right)$. Unless otherwise specified: VDD $=12 \mathrm{~V}$, EN $/ \mathrm{VDDIO}=1.8 \mathrm{~V}$

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DDIO }}$ | Supply voltage for digital I/Os |  | 1.62 |  | 3.6 | V |
| $\mathrm{V}_{\mathrm{DD}}$ | Input voltage for the internal LDO |  | 2.7 |  | 20 | V |
| IDD | Standby Supply Current | EN / VDDIO=0V, LDO disabled |  |  | 1.6 | $\mu \mathrm{A}$ |
|  | Normal Mode Supply Current | LDO enabled, Boost disabled |  | 0.9 | 1.5 | mA |
|  |  | LDO enabled, Boost enabled, no load |  | 2.2 | 3.65 |  |
| fosc | Internal Oscillator Frequency Accuracy |  | $\begin{aligned} & -4 \\ & -7 \end{aligned}$ |  | $\begin{aligned} & +4 \\ & +7 \end{aligned}$ | \% |
| $\mathrm{V}_{\text {LDO }}$ | LDO Output Voltage | $\mathrm{V}_{\mathrm{DD}} \geq 3.1 \mathrm{~V}$ | 2.95 | 3.05 | 3.15 | V |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.1 \mathrm{~V}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}- \\ & 0.05 \end{aligned}$ |  |  |
| $\mathrm{T}_{\text {TSD }}$ | Thermal Shutdown Threshold | See ${ }^{(3)}$ |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {TSD_hyst }}$ | Thermal Shutdown Hysteresis |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |

(1) All voltages are with respect to the potential at the GND pins.
(2) Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.
(3) Guaranteed by design and not tested in production.

Boost Converter Electrical Characteristics ${ }^{(1)}$

| Symbol | Parameter | Condition |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R DS_ON | Switch ON resistance | $\mathrm{I}_{\text {SW }}=0.5 \mathrm{~A}$ |  |  | 0.19 |  | $\Omega$ |
| VBOOSt_min | Boost minimum output voltage | $\begin{aligned} & \text { VBOOST_RANGE }=0 \\ & \text { VBOOST_RANGE }=1 \end{aligned}$ |  |  | $\begin{gathered} \hline 7 \\ 16 \end{gathered}$ |  | V |
| VBoost_max | Boost maximum output voltage | $\begin{aligned} & \text { VBOOST_MAX }=100, \text { VBOOST_RANGE }=0 \\ & \text { VBOOST_MAX }=101, \text { VBOOST_RANGE }=0 \\ & \text { VBOOST_MAX }=110, \text { VBOOST_RANGE }=0 \\ & \text { VBOOST_MAX }=111, \text { VBOOST_RANGE }=0 \end{aligned}$ |  | $\begin{gathered} 19.0 \\ 24.0 \\ 28.0 \\ 32 \end{gathered}$ | $\begin{aligned} & 21 \\ & 25 \\ & 30 \\ & 34 \end{aligned}$ | $\begin{aligned} & 22 \\ & 27 \\ & 32 \\ & 37 \end{aligned}$ | V |
|  |  | VBOOST MAX $=010$, VBOOST_RANGE $=1$ VBOOST_MAX $=011$, VBOOST_RANGE $=1$ VBOOST-MAX $=100$, VBOOST_RANGE $=1$ VBOOST_MAX $=101$, VBOOST_RANGE $=1$ VBOOST_MAX $=110$, VBOOST_RANGE $=1$ VBOOST_MAX $=111$, VBOOST_RANGE $=1$ |  | $\begin{aligned} & 17.9 \\ & 22.8 \\ & 27.8 \\ & 32.7 \\ & 37.2 \\ & 41.8 \end{aligned}$ | $\begin{gathered} 21 \\ 25 \\ 30 \\ 34.5 \\ 39 \\ 43 \end{gathered}$ | $\begin{aligned} & 23.1 \\ & 27.2 \\ & 31.5 \\ & 36.6 \\ & 40.8 \\ & 44.2 \end{aligned}$ | V |
| ILOAD_max | Maximum continuous output load current | $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=18 \mathrm{~V}$ |  |  | 220 |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=24 \mathrm{~V}$ |  |  | 160 |  | mA |
|  |  | $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=30 \mathrm{~V}$ |  |  | 120 |  |  |
| $\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}$ | Conversion ratio ${ }^{(2)}$ | $\mathrm{f}_{\text {SW }}=625 \mathrm{kHz}$ |  |  |  | 15 |  |
|  |  | $\mathrm{f}_{\text {Sw }}=1250 \mathrm{kHz}$ |  |  |  | 12 |  |
| ${ }_{\text {f }}$ w | Switching frequency | BOOST FREQ $=00$ <br> BOOST-FREQ $=01$ <br> BOOST_FREQ $=10$ |  |  | $\begin{gathered} 312 \\ 625 \\ 1250 \end{gathered}$ |  | kHz |
| Vovp | Over-voltage protection voltage | VBOOST_RANGE = 1 |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{BOO} \mathrm{ST}} \\ & +1.6 \mathrm{~V} \end{aligned}$ |  | V |
| $\mathrm{V}_{\text {UVLO }}$ | $\mathrm{V}_{\text {IN }}$ under-voltage lockout threshold | UVLO_EN=1 |  |  |  |  |  |
|  |  | UVLO_TH = 0 , falling UVLO_TH = 1 , falling |  |  | $\begin{aligned} & 2.5 \\ & 5.2 \end{aligned}$ |  | V |
| V UVLO_hyst | $\mathrm{V}_{\text {UVLo }}$ hysteresis | $\mathrm{V}_{\text {UVLO }}$ [rising] <br> VuvLo[falling] | UVLO_TH = 0 |  | 50 |  | mV |
|  |  |  | UVLO_TH = 1 |  | 100 |  |  |
| tpulse | Switch minimum pulse width | no load |  |  | 50 |  | ns |

[^1]Boost Converter Electrical Characteristics ${ }^{(1)}$ (continued)

| Symbol | Parameter | Condition |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {STARTUP }}$ | Startup time | See ${ }^{(3)}$ |  |  | 8 |  | ms |
| ISW_LIM | SW pin current limit ${ }^{(4)}$ | $\begin{aligned} & \text { IBOOST_LIM_2X = } \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline \text { IBOOST_LIM }=00 \\ & \text { IBOOST_LIM }=01 \\ & \text { IBOOST_LIM }=10 \\ & \text { IBOOST_LIM }=11 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} 0.66 \\ 0.88 \\ 1.12 \\ 1.35 \\ \hline \end{array}$ | $\begin{aligned} & 0.9 \\ & 1.2 \\ & 1.5 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 1.16 \\ & 1.40 \\ & 1.73 \\ & 2.07 \end{aligned}$ | A |
|  |  | $\begin{aligned} & \text { IBOOST_LIM_2X = } \\ & 1 \end{aligned}$ | $\begin{aligned} & \text { IBOOST_LIM }=00 \\ & \text { IBOOST_LIM }=01 \\ & \text { IBOOST_LIM }=10 \end{aligned}$ |  | 1.6 2.1 2.6 |  | A |
| $\Delta \mathrm{V}_{\mathrm{SW}} /$ <br> $\mathrm{t}_{\text {off_on }}$ | SW pin slew rate during OFF to ON transition | $\begin{aligned} & \text { EN_DRV3 }=0 \text { AND EN_DRV2 }=0 \\ & \text { EN_DRV3 }=0 \text { AND EN_DRV2 }=1 \\ & \text { EN_DRV3 }=1 \text { AND EN_DRV2 }=1 \end{aligned}$ |  |  | 3.7 5.3 7.5 |  | $\mathrm{V} / \mathrm{ns}$ |
| $\Delta \mathrm{V}_{\mathrm{SW}} /$ <br> $t_{\text {on_off }}$ | SW pin slew rate during ON to OFF transition | $\begin{aligned} & \text { EN_DRV3 }=0 \text { AND EN_DRV2 }=0 \\ & \text { EN_DRV3 }=0 \text { AND EN_DRV2 }=1 \\ & \text { EN_DRV3 }=1 \text { AND EN_DRV2 }=1 \end{aligned}$ |  |  | $\begin{aligned} & 1.9 \\ & 4.4 \\ & 4.8 \end{aligned}$ |  | $\mathrm{V} / \mathrm{ns}$ |
| $\Delta \mathrm{t}_{\mathrm{ON}} / \mathrm{t}_{\text {SW }}$ | Peak to peak switch ON time deviation to SW period ratio (Spread spectrum feature) | SSCLK_EN = 1 |  |  | 1 |  | \% |

(3) Startup time is measured from the moment boost is activated until the VBOOST crosses $90 \%$ of its target value.
(4) 1.8 A is the maximum $\mathrm{I}_{\text {SW_LIM }}$ supported with the DSBGA package. For applications requiring the $\mathrm{I}_{\text {SW_LIM }}$ to be greater than 1.8 A and up to 2.6A, WQFN package should be considered.

LED Driver Electrical Characteristics ${ }^{(1)}$

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILED_LEAKAGE | Leakage current | Outputs LED1...LED6, $\mathrm{V}_{\text {OUT }}=48 \mathrm{~V}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| LLED_max | Maximum Sink Current LED1...LED6 |  |  | 50 |  | mA |
| lem | LED Current Accuracy ${ }^{(2)}$ | Output current set to 23 mA | $\begin{aligned} & -3 \\ & -4 \end{aligned}$ | 1 | $\begin{aligned} & +3 \\ & +4 \end{aligned}$ | \% |
| $\mathrm{I}_{\text {MATCH }}$ | Matching | Output current set to 23 mA |  | 0.5 |  | \% |
| PWM ${ }_{\text {DUTY }}$ | LED PWM output pulse duty cycle ${ }^{(3)}$ | $100 \mathrm{~Hz}<\mathrm{f}_{\text {Pwm }} \leq 200 \mathrm{~Hz}$ | 0.02 |  | 100 | \% |
|  |  | $200 \mathrm{~Hz}<\mathrm{f}_{\text {PWM }} \leq 500 \mathrm{~Hz}$ | 0.02 |  | 100 |  |
|  |  | $500 \mathrm{~Hz}<\mathrm{f}_{\text {PWM }} \leq 1 \mathrm{kHz}$ | 0.02 |  | 100 |  |
|  |  | $1 \mathrm{kHz}<\mathrm{f}_{\text {PWM }} \leq 2 \mathrm{kHz}$ | 0.04 |  | 100 |  |
|  |  | $2 \mathrm{kHz}<\mathrm{f}_{\text {PWM }} \leq 5 \mathrm{kHz}$ | 0.1 |  | 100 |  |
|  |  | $5 \mathrm{kHz}<\mathrm{f}_{\text {PWM }} \leq 10 \mathrm{kHz}$ | 0.2 |  | 100 |  |
|  |  | $10 \mathrm{kHz}<\mathrm{f}_{\text {PWM }} \leq 20 \mathrm{kHz}$ | 0.4 |  | 100 |  |
|  |  | $20 \mathrm{kHz}<\mathrm{f}_{\text {PWM }} \leq 30 \mathrm{kHz}$ | 0.6 |  | 100 |  |
|  |  | $30 \mathrm{kHz}<\mathrm{f}_{\text {PWM }} \leq 39 \mathrm{kHz}$ | 0.8 |  | 100 |  |
| $\mathrm{f}_{\text {LED }}$ | PWM output frequency | PWM_FREQ = 1111 |  | 38.5 |  | kHz |
| $V_{\text {SAT }}$ | Saturation Voltage ${ }^{(4)}$ | Output current set to 23 mA |  | 200 |  | mV |

(1) Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.
(2) Output Current Accuracy is the difference between the actual value of the output current and programmed value of this current. Matching is the maximum difference from the average. For the constant current sinks on the part (OUT1 to OUT6), the following are determined: the maximum output current (MAX), the minimum output current (MIN), and the average output current of all outputs (AVG). Two matching numbers are calculated: (MAX-AVG)/AVG and (AVG-MIN/AVG). The largest number of the two (worst case) is considered the matching figure. The typical specification provided is the most likely norm of the matching figure for all parts. Note that some manufacturers have different definitions in use.
(3) Guaranteed by design and not tested in production.
(4) Saturation voltage is defined as the voltage when the LED current has dropped $10 \%$ from the value measured at 1 V .

## PWM Interface Characteristics ${ }^{(1)}$

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {PWM }}$ | PWM Frequency Range ${ }^{(2)}$ |  | 75 |  | 25000 | Hz |
| $\mathrm{t}_{\text {MIN_ON }}$ | Minimum Pulse ON time |  |  | 1 |  | $\mathrm{\mu s}$ |
| $\mathrm{t}_{\text {MIN_OFF }}$ | Minimum Pulse OFF time |  |  | 1 |  |  |
| $\mathrm{t}_{\text {STARTUP }}$ | Turn on delay from standby to <br> backlight on | PWM input active, VDDIO pin transitions <br> from OV to 1.8V. |  | 10 | ms |  |
| $\mathrm{t}_{\text {STBY }}$ | Turn off delay | PWM input low time for turn off |  | 50 |  | ms |
| PWM | RES | PWM Input Resolution | $\mathrm{f}_{\mathrm{IN}}<9.0 \mathrm{kHz}$ |  | 8 |  |

(1) Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.
(2) Guaranteed by design and not tested in production.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Inputs (PWM, SDA, SCL) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level |  |  |  | $\begin{gathered} 0.3 \mathrm{X} \\ \text { VDDIO } \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level |  | $\begin{gathered} 0.7 \mathrm{X} \\ \text { VDDIO } \end{gathered}$ |  |  | V |
| 1 | Input Current | $\begin{aligned} & \left(\mathrm{V}_{\text {DDIO }}=0 \mathrm{~V} \text { or } 3.6 \mathrm{~V}\right) \text { AND } \\ & \left(\mathrm{V}_{1}=0 \mathrm{~V} \text { or } 3.6 \mathrm{~V}\right) \end{aligned}$ | -1.0 |  | 1.0 | $\mu \mathrm{A}$ |
| Logic Outputs (SDA) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Level | $\mathrm{l}_{\text {Out }}=3 \mathrm{~mA}$ (pull-up current) |  | 0.3 | 0.4 | V |
| $\mathrm{L}_{\mathrm{L}}$ | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ | -1.0 |  | 1.0 | $\mu \mathrm{A}$ |

(1) Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.
$I^{2} C$ Serial Bus Timing Parameters (SDA, SCL) ${ }^{(1)}$

| Symbol | Parameter | Limit |  | Units |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{f}_{\text {SCL }}$ | Clock Frequency |  | 400 | kHz |
| 1 | Hold Time (repeated) START Condition | 0.6 |  | $\mu \mathrm{s}$ |
| 2 | Clock Low Time | 1.3 |  | $\mu \mathrm{s}$ |
| 3 | Clock High Time | 600 |  | ns |
| 4 | Setup Time for a Repeated START Condition | 600 |  | ns |
| 5 | Data Hold Time | 50 |  | ns |
| 6 | Data Setup Time | 100 |  | ns |
| 7 | Rise Time of SDA and SCL | $20+0.1 C_{b}$ | 300 | ns |
| 8 | Fall Time of SDA and SCL | $15+0.1 C_{b}$ | 300 | ns |
| 9 | Set-up Time for STOP condition | 600 |  | ns |
| 10 | Bus Free Time between a STOP and a START Condition | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{C}_{\mathrm{b}}$ | Capacitive Load Parameter for Each Bus Line Load of 1 pF corresponds to 1 ns . | 10 | 200 | ns |

(1) Guaranteed by design and not tested in production.


Figure 5. I2C Compatible Timing

## Typical Performance Characteristics

Unless otherwise specified: $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}, \mathrm{C}_{\mathrm{VLDO}}=10 \mu \mathrm{~F}, \mathrm{~L} 1=4.7 \mu \mathrm{H}, \mathrm{C}_{\mathrm{IN}}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=4.7 \mu \mathrm{~F}, \mathrm{f}_{\mathrm{SW}}=1.25 \mathrm{MHz}$


Figure 6.


Figure 8.


Figure 10.


Figure 7.


Figure 9.


Figure 11.

## Typical Performance Characteristics (continued)

Unless otherwise specified: $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}, \mathrm{C}_{\mathrm{VLDO}}=10 \mu \mathrm{~F}, \mathrm{~L} 1=4.7 \mu \mathrm{H}, \mathrm{C}_{\mathrm{IN}}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=4.7 \mu \mathrm{~F}, \mathrm{f}_{\mathrm{SW}}=1.25 \mathrm{MHz}$


Figure 12.


Figure 14.

Power Savings with Adaptive Dimming When Compared to PWM Dimming


Figure 13.


Figure 15.

## FUNCTIONAL OVERVIEW

LP8556 is a white LED driver featuring an asynchronous boost converter and six high precision current sinks that can be controlled by a PWM signal or an $I^{2} \mathrm{C}$ master.

The boost converter uses adaptive output voltage control for setting the optimal LED driver voltages as high as 43 V . This feature minimizes the power consumption by adjusting the voltage to the lowest sufficient level under all conditions. The converter can operate at three switching frequencies: 312, 625 and 1250 kHz pre-configured via EPROM or settable via an external resistor. Programmable slew rate control and spread spectrum scheme minimize switching noise and improve EMI performance.

LED current sinks can be set with the PWM dimming resolution of up to 15 bits. Proprietary adaptive dimming mode allows higher system power saving. In addition, phase shifted LED PWM dimming allows reduced audible noise and smaller boost output capacitors.
The LP8556 has a full set of safety features that ensure robust operation of the device and external components. The set consists of input under-voltage lockout, thermal shutdown, over-current protection, up to six levels of over-voltage protection, LED open and short detection.

## Block Diagram



Figure 16. LP8556 Block Diagram

## Boost Converter Overview

## OPERATION

The LP8556 boost DC/DC converter generates a 7 V to approximately 43 V boost output voltage from a 2.7 V to 36 V boost input voltage. The boost output voltage minimum, maximum value and range can be set digitally by pre-configuring EPROM memory (VBOOST_RANGE, VBOOST and VBOOST_MAX fields).
The converter is a magnetic switching PWM mode DC/DC boost converter with a current limit. It uses CPM (current programmed mode) control, where the inductor current is measured and controlled with the feedback. During startup, the soft-start function reduces the peak inductor current. LP8556 has an internal 20 MHz oscillator which is used for clocking the boost. The following figure shows the boost block diagram.


Figure 17. LP8556 Boost Converter Block Diagram

## SETTING BOOST SWITCHING FREQUENCY

The LP8556 boost converter switching frequency can be set either by an external resistor (BOOST_FSET_EN = 1 selection), $\mathrm{R}_{\text {FSET }}$, or by pre-configuring EPROM memory with the choice of boost frequency (BOOST_FREQ field). Table 1 summarizes setting of the switching frequency. Note that the $\mathrm{R}_{\text {FSET }}$ is shared for setting the PWM dimming frequency in addition to setting the boost switching frequency. Setting the boost switching frequency and PWM dimming frequency using an external resistor is separately shown in Table 5.

Table 1. Configuring Boost Switching Frequency via EPROM

| R $_{\text {FSET }}[\Omega]$ | BOOST_FSET_EN | BOOST_FREQ[1:0] | fsw [kHz] |
| :---: | :---: | :---: | :---: |
| don't care | 0 | 00 | 312 |
| don't care | 0 | 01 | 625 |
| don't care | 0 | 10 | 1250 |
| don't care | 0 | 11 | undefined |
| $(1)$ | 1 | don't care | $(1)$ |

(1) See Table 5

## OUTPUT VOLTAGE CONTROL

LP8556 supports two modes of controlling the Boost output voltage, Adaptive Boost Voltage Control and Manual Boost Output Control. Each of the two modes are detailed below.

## ADAPTIVE CONTROL:

LP8556 supports a mode of output voltage control called Adaptive Boost Control mode. In this mode, the voltage at the LED pins is periodically monitored by the control loop and adaptively adjusted to the optimum value based on the comparator thresholds set using LED DRIVER_HEADROOM, LED_COMP_HYST, BOOST_STEP_UP, BOOST_STEP_DOWN fields in the EPROM. Settings under LED DRIVER_HEADROOM along with LED_COMP_HYST fields determine optimum boost voltage for a given condition. Boost voltage will be raised if the voltage measured at any of the LED strings falls below the threshold setting determined with LED DRIVER_HEADROOM field. Likewise, boost voltage will be lowered if the voltage measured at any of the LED strings is above the combined setting determined under LED DRIVER_HEADROOM and LED_COMP_HYST fields. LED_COMP_HYST field serves to fine tune the headroom voltage for a given peak LED current. The boost voltage up/down step size can be controlled with the BOOST_STEP_UP and BOOST_STEP_DN fields.
The initial boost voltage is configured with the VBOOST field. This field also sets the minimum boost voltage. The VBOOST_MAX field sets the maximum boost voltage. When an LED pin is open, the monitored voltage will never have enough headroom and the adaptive mode control loop will keep raising the boost voltage. The VBOOST_MAX field allows the boost voltage to be limited to stay under the voltage rating of the external components.

## NOTE

Only LED strings that are enabled are monitored and PS_MODE field determines which LED strings are enabled.

This Adaptive mode is selected using ADAPTIVE bit set to 1 (CFGA EPROM Register) and is the recommended mode of boost control.


Figure 18. Boost Adaptive Control Principle

## MANUAL CONTROL:

User can control the boost output voltage with the VBOOST EPROM field when adaptive mode is not used. The following expression shows the relationship between the boost output voltage and the VBOOST field:

$$
\begin{equation*}
\mathrm{V}_{\text {Boost }}=\mathrm{V}_{\text {Boost_Min }}+0.42^{*} \mathrm{VBOOST}[\mathrm{dec}] \tag{1}
\end{equation*}
$$

The expression is only valid when the calculated values are between the minimum boost output voltage and the maximum boost output voltage. The minimum boost output voltage is set with the VBOOST_RANGE field. The maximum boost output voltage is set with the VBOOST_MAX EPROM field.

## EMI REDUCTION

The LP8556 features two EMI reduction schemes.
First scheme, Programmable Slew Rate Control, uses a combination of three drivers for boost switch. Enabling all three drivers allows boost switch on/off transition times to be the shortest. On the other hand, enabling just one driver allows boost switch on/off transition times to be the longest. The longer the transition times, the lower the switching noise on the SW terminal. It should also be noted that the shortest transition times bring the best efficiency as the switching losses are the lowest.

EN_DRV2 and EN_DRV3 bits in the EPROM determine the boost switch driver configuration. Refer to the SW pin slew rate parameter listed under Boost Converter Electrical Characteristics ${ }^{(2)}$ for the slew rate options.
The second EMI reduction scheme is the spread spectrum scheme which deliberately spreads the frequency content of the boost switching waveform, which inherently has a narrow bandwidth, makes the switching waveform's bandwidth wider and ultimately reduces its EMI spectral density.


Figure 19. Principles of EMI Reduction Schemes
(2) Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.

## Brightness Control

LP8556 enables various methods of brightness control. The brightness can be controlled using an external PWM signal or the Brightness register accessible by users via an $1^{2} \mathrm{C}$ interface or both. How these two input sources are selected and combined is set by the BRT_MODE EPROM bits and described in the following sections, Figure 20, and Table 2. The LP8556 can also be preconfigured via EPROM memory to allow direct and unaltered brightness control by an external PWM signal. This mode of operation is obtained by setting PWM_DIRECT EPROM bit to '1' (CFG5[7] = 1).

## BRT_MODE $=00$

With BRT_MODE = 00, the LED output is controlled by the PWM input duty cycle. The PWM detector block measures the duty cycle at the PWM pin and uses this 16 -bit value to generate an internal to the device PWM data. Before the output is generated, the PWM data goes through the PWM Curve Shaper block. Then, the data goes into the Adaptive Dimming function which determines the range of the PWM and Current control as described in OUTPUT DIMMING SCHEMES. The outcome of the Adaptive Dimming function is 12 -bit Current and / or up to 6 PWM output signals. The current is then passed through the non-linear compensation block while the output PWM signals are channeled through the Dither block.

## BRT_MODE = 01

With BRT_MODE = 01, the PWM output is controlled by the PWM input duty cycle and the Brightness register. The PWM detector block measures the duty cycle at the PWM pin and uses this 16 -bit value to generate the PWM data. Before the output is generated, the PWM data is first multiplied with BRT[7:0] register, then it goes through the PWM Curve Shaper block. Then, the data goes into the Adaptive Dimming function which determines the range of the PWM and Current control as described in OUTPUT DIMMING SCHEMES . The outcome of the Adaptive Dimming function is 12-bit Current and / or up to 6 PWM output signals. The current is then passed through the non-linear compensation block while the output PWM signals are channeled through the Dither block.

## BRT_MODE = 10

With BRT_MODE = 10, the PWM output is controlled only by the Brightness register. From BRT[7:0] register, the data goes through the PWM Curve Shaper block. Then, the data goes into the Adaptive Dimming function which determines the range of the PWM and Current control as described in OUTPUT DIMMING SCHEMES . The outcome of the Adaptive Dimming function is 12 -bit Current and / or up to 6 PWM output signals. The current is then passed through the non-linear compensation block while the output PWM signals are channeled through the Dither block.

## BRT_MODE = 11

With BRT_MODE = 11, the PWM control signal path is similar to the path when BRT_MODE $=01$ except that the PWM input signal is multiplied with BRT[7:0] data after the Curve Shaper block.

Table 2. Brightness Control Methods Truth Table

| PWM_DIRECT | BRT_MODE [1:0] | Brightness Control Source | Output ILED Form |
| :---: | :---: | :---: | :---: |
| 0 | 00 | External PWM Signal |  |
| 0 | 01 | External PWM Signal and Brightness Register <br> (multiplied before Curve Shaper) | Adaptive. See OUTPUT <br> DIMMING SCHEMES |
| 0 | 10 | Brightness Register |  |
| 0 | 11 | External PWM Signal and Brightness Register <br> (multiplied after Curve Shaper) |  |
| 1 | don't care | External PWM Signal | Same as the external <br> PWM input |



Figure 20. Brightness Control Signal Path Block Diagrams

Texas

## OUTPUT DIMMING SCHEMES

The LP8556 supports three types of output dimming control methods: PWM Control, Pure Current Control and Adaptive Dimming (Hybrid PWM \& Current) Control.

## PWM Control

PWM control is the traditional way of controlling the brightness using PWM of the outputs with a same LED current across the entire brightness range. Brightness control is achieved by varying the duty cycle proportional to the input PWM. PWM frequency is set either using an external set Resistor ( $\mathrm{R}_{\text {FSET }}$ ) or using the PWM_FREQ EPROM field. The maximum LED current is set either using an external set Resistor ( $\mathrm{R}_{\text {ISET }}$ ) and CURRENT and CURRENT_MAX EPROM bits or just using the CURRENT and CURRENT_MAX EPROM bits. Note that the output PWM signal is de-coupled and generated independent of the input PWM signal eliminating display flicker issues and allowing better noise immunity


Figure 21. PWM Only Output Dimming Scheme

## Pure Current Control

In Pure Current Control mode, brightness control is achieved by changing the LED current proportionately from maximum value to a minimum value across the entire brightness range. Like in PWM Control mode, the maximum LED current is set either using an external set Resistor ( $\mathrm{R}_{\mathrm{ISET}}$ ) and CURRENT and CURRENT_MAX EPROM bits or just using the CURRENT and CURRENT_MAX EPROM bits. Current resolution in this mode is 12-bits.


Figure 22. Pure Current / Analog Output Dimming Scheme

## Adaptive Control

Adaptive dimming control combines PWM Control and Pure Current Control dimming methods. With the adaptive dimming, it is possible to achieve better optical efficiency from the LEDs compared to pure PWM control while still achieving smooth and accurate control at low brightness levels. Current resolution in this mode is 12-bits. Switch point from Current to PWM control can be set with the PWM_TO_I_THRESHOLD EPROM field from 0\% to $100 \%$ of the brightness range to get good compromise between good matching of the LEDs brightness/white point at low brightness and good optical efficiency.
PWM frequency is set either using an external set Resistor ( $\mathrm{R}_{\text {FSET }}$ ) or using the PWM_FREQ EPROM bits. The maximum LED current is set either using an external set Resistor ( $\mathrm{R}_{\mathrm{ISET}}$ ) and CURRENT and CURRENT_MAX EPROM bits or just using the CURRENT and CURRENT_MAX EPROM bits.


Figure 23. Adaptive Output Dimming Scheme INSTRUMENTS

## SETTING FULL SCALE LED CURRENT

The maximum or full scale LED current is set either using an external set Resistor ( $\mathrm{R}_{\text {ISET }}$ ) and CURRENT and CURRENT_MAX EPROM bits or just using the CURRENT and CURRENT_MAX EPROM bits. Table 3 summarizes setting of the full scale LED current.

Table 3. Setting Full Scale LED Current

| $\mathrm{R}_{\text {ISET }}$ [ $\Omega$ ] | ISET_EN | CURRENT_MAX | CURRENT[11:0] | Full Scale ILED [mA] |
| :---: | :---: | :---: | :---: | :---: |
| don't care | 0 | 000 | FFFh | 5 |
| don't care | 0 | 001 | FFFh | 10 |
| don't care | 0 | 010 | FFFh | 15 |
| don't care | 0 | 011 | FFFh | 20 |
| don't care | 0 | 100 | FFFh | 23 |
| don't care | 0 | 101 | FFFh | 25 |
| don't care | 0 | 110 | FFFh | 30 |
| don't care | 0 | 111 | FFFh | 50 |
| don't care | 0 | 000-111 | 001h - FFFh | (1) |
| 24k | 1 | 000 | FFFh | 5 |
| 24k | 1 | 001 | FFFh | 10 |
| 24k | 1 | 010 | FFFh | 15 |
| 24k | 1 | 011 | FFFh | 20 |
| 24k | 1 | 100 | FFFh | 23 |
| 24k | 1 | 101 | FFFh | 25 |
| 24k | 1 | 110 | FFFh | 30 |
| 24 k | 1 | 111 | FFFh | 50 |
| 12k-100k | 1 | 000-111 | 001h - FFFh | ${ }^{(1)}$ |

(1) See CFG0

## SETTING PWM DIMMING FREQUENCY

LP8556 PWM dimming frequency can be set either by an external resistor, $\mathrm{R}_{\text {FSET }}$, or by pre-configuring EPROM Memory (CFG5 register, PWM_FREQ[3:0] bits). Table 4 summarizes setting of the PWM dimming frequency. Note that the $\mathrm{R}_{\text {FSET }}$ is shared for setting the boost switching frequency, too. Setting the boost switching frequency and PWM dimming frequency using an external resistor is shown in Table 5.

Table 4. Configuring PWM Dimming Frequency via EPROM

| $\mathrm{R}_{\text {FSET }}$ [k$\Omega$ ] | PWM_FSET_EN | PWM_FREQ[3:0] | $\mathrm{f}_{\text {PWM }}$ [Hz] (Resolution) |
| :---: | :---: | :---: | :---: |
| don't care | 0 | 0000 | 4808 (12-bit) |
|  |  | 0001 | 6010 (11-bit) |
|  |  | 0010 | 7212 (11-bit) |
|  |  | 0011 | 8414 (11-bit) |
|  |  | 0100 | 9616 (11-bit) |
|  |  | 0101 | 12020 (10-bit) |
|  |  | 0110 | 13222 (10-bit) |
|  |  | 0111 | 14424 (10-bit) |
|  |  | 1000 | 15626 (10-bit) |
|  |  | 1001 | 16828 (10-bit) |
|  |  | 1010 | 18030 (10-bit) |
|  |  | 1011 | 19232 (10-bit) |
|  |  | 1100 | 24040 (9-bit) |
|  |  | 1101 | 28848 (9-bit) |
|  |  | 1110 | 33656 (9-bit) |
|  |  | 1111 | 38464 (9-bit) |
| (1) | 1 | don't care | (1) |

(1) See Table 5

Table 5. Setting Switching and PWM Dimming Frequency with an External Resistor

| $\mathbf{R}_{\text {FSET }}[\mathbf{k} \Omega$ ] (Tolerance) | $\mathbf{f}_{\mathbf{s W}}[\mathbf{k H z}]$ | $\mathbf{f}_{\text {PWM }}$ [Hz] (Resolution) |
| :---: | :---: | :---: |
| Floating or FSET pin pulled HIGH | 1250 | 9616 (11-bit) |
| $470 \mathrm{k}-1 \mathrm{M}( \pm 5 \%)$ | 312 | 2402 (12-bit) |
| $300 \mathrm{k}, 330 \mathrm{k}( \pm 5 \%)$ | 312 | 4808 (12-bit) |
| $200 \mathrm{k}( \pm 5 \%)$ | 312 | 6010 (11-bit) |
| $147 \mathrm{k}, 150 \mathrm{k}, 154 \mathrm{k}, 158 \mathrm{k}( \pm 1 \%)$ | 312 | 9616 (11-bit) |
| $121 \mathrm{k}( \pm 1 \%)$ | 312 | 12020 (10-bit) |
| $100 \mathrm{k}( \pm 1 \%)$ | 312 | 14424 (10-bit) |
| $86.6 \mathrm{k}( \pm 1 \%)$ | 312 | 16828 (10-bit) |
| $75.0 \mathrm{k}( \pm 1 \%)$ | 312 | 19232 (10-bit) |
| $63.4 \mathrm{k}( \pm 1 \%)$ | 625 | 2402 (12-bit) |
| $52.3 \mathrm{k}, 53.6 \mathrm{k}( \pm 1 \%)$ | 625 | 4808 (12-bit) |
| $44.2 \mathrm{k}, 45.3 \mathrm{k}( \pm 1 \%)$ | 625 | 6010 (11-bit) |
| $39.2 \mathrm{k}( \pm 1 \%)$ | 625 | 9616 (11-bit) |
| $34.0 \mathrm{k}( \pm 1 \%)$ | 625 | 12020 (10-bit) |
| $30.1 \mathrm{k}( \pm 1 \%)$ | 625 | 14424 (10-bit) |
| $26.1 \mathrm{k}( \pm 1 \%)$ | 625 | 16828 (10-bit) |
| $23.2 \mathrm{k}( \pm 1 \%)$ | 625 | 19232 (10-bit) |
| $20.5 \mathrm{k}( \pm 1 \%)$ | 1250 | 2402 (12-bit) |
| $18.7 \mathrm{k}( \pm 1 \%)$ | 1250 | 4808 (12-bit) |
| $16.5 \mathrm{k}( \pm 1 \%)$ | 1250 | 6010 (11-bit) |
| $14.7 \mathrm{k}( \pm 1 \%)$ | 1250 | 9616 (11-bit) |
| $13 \mathrm{k}( \pm 1 \%)$ | 1250 | 12020 (10-bit) |
| $11.8 \mathrm{k}( \pm 1 \%)$ | 1250 | 14424 (10-bit) |
| $10.7 \mathrm{k}( \pm 1 \%)$ | 1250 | 16828 (10-bit) |
| $9.76 \mathrm{k}( \pm 1 \%)$ | 1250 | 19232 (10-bit) |
| FSET pin shorted to GND | 1250 | Same as PWM input |

## PHASE SHIFT PWM SCHEME

Phase shift PWM scheme allows delaying the time when each LED driver is active. When the LED drivers are not activated simultaneously, the peak load current from the boost output is greatly decreased. This reduces the ripple seen on the boost output and allows smaller output capacitors. Reduced ripple also reduces the output ceramic capacitor audible ringing. PSPWM scheme also increases the load frequency seen on the boost output six times and therefore transfers the possible audible noise to the frequencies outside of the audible range.
Description of the PSPWM mode is seen in the following diagrams. PSPWM mode is set with <PS_MODE[2:0]> bits.
PS_MODE[2:0]



## SLOPE AND ADVANCED SLOPE

Transition time between two brightness values can be programmed with EPROM bits <PWM_SLOPE[2:0]> from 0 to 500 ms . Same slope time is used for sloping up and down. With advanced slope the brightness changes can be made more pleasing to a human eye.


Figure 24. Sloper Operation

## DITHERING

Special dithering scheme can be used during brightness changes and in steady state condition. It allows increased resolution and smaller average steps size during brightness changes. Dithering can be programmed with EPROM bits <DITHER[1:0]> from 0 to 3 bits. <STEADY_DITHER> EPROM bit sets whether the dithering is used also in steady state or only during slopes. Example below is for 1-bit dithering. E.g. for 3-bit dithering, every 8th pulse is made 1 LSB longer to increase the average value by $1 / 8$ th.


Figure 25. Example of the Dithering, 1-bit dither, 10-bit resolution

## Fault Detection

LP8556 has fault detection for LED open and short conditions, UVLO, over-current and thermal shutdown. The cause for the fault can be read from status register. Reading the fault register will also reset the fault.

## LED FAULT DETECTION

With LED fault detection, the voltages across the LED drivers are constantly monitored. Shorted or open LED strings are detected.
OPEN DETECT: The logic uses the LOW comparators and the requested boost voltage to detect the OPEN condition. If the logic is asking the boost for the maximum allowed voltage and a LOW comparator is asserted, then the OPEN bit is set in the STATUS register (ADDR=02h). In normal operation, the adaptive headroom control loop raises the requested boost voltage when the LOW comparator is asserted. If it has raised it as high as it can and an LED string still needs more voltage, then it is assumed to be disconnected from the boost voltage (open or grounded). The actual boost voltage is not part of the OPEN condition decision; only the requested boost voltage and the LOW comparators.
SHORT DETECT: The logic uses all three comparators (HIGH, MID and LOW) to detect the SHORT condition. When the MID and LOW comparators are de-asserted, the headroom control loop considers that string to be optimized - enough headroom, but not excessive. If at least one LED string is optimized and at least one other LED string has its HIGH comparator asserted, then the SHORT condition is detected. It is important to note that the SHORT condition requires at least two strings for detection: one in the optimized headroom zone (LOW/MID/HIGH comparators all de-asserted) and one in the excessive headroom zone (HIGH comparator asserted).
Fault is cleared by reading the fault register.

## UNDER-VOLTAGE DETECTION

LP8556 has detection for too-low VIN voltage. Threshold level for the voltage is set with EPROM register bits as shown in the following table:

Table 6. UVLO Truth Table

| UVLO_EN | UVLO_TH | Threshold (V) |
| :---: | :---: | :---: |
| 0 | don't care | OFF |
| 1 | 0 | 2.5 V |
| 1 | 1 | 5.2 V |

When under voltage is detected the LED outputs and the boost will shutdown and the corresponding fault bit is set in the fault register. The LEDs and the boost will start again when the voltage has increased above the threshold level. Hysteresis is implemented to threshold level to avoid continuous triggering of fault when threshold is reached.
Fault is cleared by setting the EN / VDDIO pin low or by reading the fault register.

## OVER-CURRENT PROTECTION

LP8556 has detection for too-high loading on the boost converter. When over-current fault is detected, the the boost will shutdown and the corresponding fault bit is set in the fault register. The boost will start again when the current has dropped below the OCP threshold.
Fault is cleared by reading the fault register.

## THERMAL SHUTDOWN

If the LP8556 reaches thermal shutdown temperature ( $150^{\circ} \mathrm{C}$ ) the LED outputs and boost will shut down to protect it from damage. Device will re-activate again when temperature drops below $130^{\circ} \mathrm{C}$ degrees.
Fault is cleared by reading the fault register.

## $I^{2} C$ Compatible Serial Bus Interface

## INTERFACE BUS OVERVIEW

The $I^{2} \mathrm{C}$-compatible synchronous serial interface provides access to the programmable functions and registers on the device. This protocol uses a two-wire interface for bidirectional communications between the IC's connected to the bus. The two interface lines are the Serial Data Line (SDA) and the Serial Clock Line (SCL). These lines should be connected to a positive supply via a pull-up resistor and remain HIGH even when the bus is idle.
Every device on the bus is assigned a unique address and acts as either a Master or a Slave depending on whether it generates or receives the SCL. The LP8556 can operate as an I ${ }^{2} \mathrm{C}$ slave.

## DATA TRANSACTIONS

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock SCL. Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol permits a single data line to transfer both command/control information and data using the synchronous serial clock.


Figure 26. Bit Transfer
Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow. The following sections provide further details of this process.


Figure 27. Start and Stop
The Master device on the bus always generates the Start and Stop Conditions (control codes). After a Start Condition is generated, the bus is considered busy and it retains this status until a certain time after a Stop Condition is generated. A high-to-low transition of the data line (SDA) while the clock (SCL) is high indicates a Start Condition. A low-to-high transition of the SDA line while the SCL is high indicates a Stop Condition.


Figure 28. Start and Stop Conditions
In addition to the first Start Condition, a repeated Start Condition can be generated in the middle of a transaction. This allows another device to be accessed, or a register read cycle.

## ACKNOWLEDGE CYCLE

The Acknowledge Cycle consists of two signals: the acknowledge clock pulse the master sends with each byte transferred, and the acknowledge signal sent by the receiving device.
The master generates the acknowledge clock pulse on the ninth clock pulse of the byte transfer. The transmitter releases the SDA line (permits it to go high) to allow the receiver to send the acknowledge signal. The receiver must pull down the SDA line during the acknowledge clock pulse and ensure that SDA remains low during the high period of the clock pulse, thus signaling the correct reception of the last data byte and its readiness to receive the next byte.

## "ACKNOWLEDGE AFTER EVERY BYTE" RULE

The master generates an acknowledge clock pulse after each byte transfer. The receiver sends an acknowledge signal after every byte received.
There is one exception to the "acknowledge after every byte" rule. When the master is the receiver, it must indicate to the transmitter an end of data by not-acknowledging ("negative acknowledge") the last byte clocked out of the slave. This "negative acknowledge" still includes the acknowledge clock pulse (generated by the master), but the SDA line is not pulled down.

## ADDRESSING TRANSFER FORMATS

Each device on the bus has a unique slave address. The LP8556 operates as a slave device with 7-bit address combined with data direction bit. Slave address is 2 Ch as 7 -bit or 58 h for write and 59h for read in 8 -bit format.
Before any data is transmitted, the master transmits the the slave I.D. The slave device should send an acknowledge signal on the SDA line, once it recognizes its address.
The slave address is the first seven bits after a Start Condition. The direction of the data transfer (R/W) depends on the bit sent after the slave address - the eighth bit.
When the slave address is sent, each device in the system compares this slave address with its own. If there is a match, the device considers itself addressed and sends an acknowledge signal. Depending upon the state of the R/W bit (1:read, 0:write), the device acts as a transmitter or a receiver.


Figure 29. $I^{2} \mathrm{C}$ Chip Address ( $0 \times 2 \mathrm{C}$ )

## Control Register Write Cycle

- Master device generates start condition.
- Master device sends slave address ( 7 bits) and the data direction bit ( $\mathrm{r} / \mathrm{w}=0$ ).
- Slave device sends acknowledge signal if the slave address is correct.
- Master sends control register address (8 bits).
- Slave sends acknowledge signal.
- Master sends data byte to be written to the addressed register.
- Slave sends acknowledge signal.
- If master will send further data bytes the control register address will be incremented by one after acknowledge signal.
- Write cycle ends when the master creates stop condition.


## Control Register Read Cycle

- Master device generates a start condition.
- Master device sends slave address ( 7 bits) and the data direction bit ( $\mathrm{r} / \mathrm{w}=0$ ).
- Slave device sends acknowledge signal if the slave address is correct.
- Master sends control register address (8 bits).
- Slave sends acknowledge signal.
- Master device generates repeated start condition.
- Master sends the slave address ( 7 bits) and the data direction bit ( $\mathrm{r} / \mathrm{w}=1$ ).
- Slave sends acknowledge signal if the slave address is correct.
- Slave sends data byte from addressed register.
- If the master device sends acknowledge signal, the control register address will be incremented by one. Slave device sends data byte from addressed register.
- Read cycle ends when the master does not generate acknowledge signal after data byte and generates stop condition.

Table 7. Data Read and Write Cycles

|  | Address Mode |
| :---: | :---: |
| Data Read | <Start Condition> <br> <Slave Address><r/w = 0>[Ack] <br> <Register Addr.>[Ack] <br> <Repeated Start Condition> <br> <Slave Address><r/w = 1>[Ack] <br> [Register Data]<Ack or NAck> <br> ... additional reads from subsequent register address possible <br> <Stop Condition> |
| Data Write | <Start Condition> <br> <Slave Address><r/w='0'>[Ack] <br> <Register Addr.>[Ack] <br> <Register Data>[Ack] <br> ... additional writes to subsequent register address possible <br> <Stop Condition> |

<>Data from master [ ] Data from slave

## Register Read and Write Detail



Register Write Format
Figure 30. Register Write Format


Figure 31. Register Read Format

Table 8. Register Map

| $\underset{\mathbf{R}}{\text { ADD }}$ | REGISTER | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | RESET |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OOH | Brightness Control | BRT[7:0] |  |  |  |  |  |  |  | $\begin{aligned} & 0000 \\ & 0000 \end{aligned}$ |
| 01H | Device Control | FAST |  |  |  |  | BRT_MODE |  | BL_CTL | $\begin{aligned} & 0000 \\ & 0000 \end{aligned}$ |
| 02H | Status | OPEN | SHORT | VREF_OK | $\begin{gathered} \text { VBOOST_ } \\ \text { OK } \end{gathered}$ | OVP | OCP | TSD | UVLO | $\begin{aligned} & 0000 \\ & 0000 \end{aligned}$ |
| 03H | ID | PANEL | MFG |  |  |  | REV |  |  | $\begin{aligned} & 1111 \\ & 1100 \\ & \hline \end{aligned}$ |
| 04H | Direct Control |  |  | LED |  |  |  |  |  | $\begin{aligned} & 0000 \\ & 0000 \end{aligned}$ |
| 16H | LED Enable |  |  | LED_EN |  |  |  |  |  | $\begin{aligned} & 0011 \\ & 1111 \end{aligned}$ |

Table 9. EPROM Memory Map

| $\begin{gathered} \text { ADD } \\ \text { R } \end{gathered}$ | REGISTER | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 98H | CFG98 | $\begin{gathered} \text { IBOOST_LIM } \\ 2 \mathrm{X} \end{gathered}$ | RESERVED |  |  | RESERVED |  |  |  |
| 9EH | CFG9E | RESERVED |  | $\begin{aligned} & \text { VBOOST_RA } \\ & \text { NGE } \end{aligned}$ | $\underset{\mathrm{D}}{\text { RESERVE }}$ | HEADROOM_OFFSET |  |  |  |
| AOH | CFGO | CURRENT LSB |  |  |  |  |  |  |  |
| A1H | CFG1 | $\text { PDET_S }_{\bar{Y}}^{S T D B}$ | CURRENT_MAX |  |  | CURRENT MSB |  |  |  |
| A2H | CFG2 | RESERVED |  | UVLO_EN | UVLO_TH | BL_ON | ISET_EN | $\underset{\text { ENN }}{\text { BOOST }_{2} \text { FSET }}$ | $\underset{\text { PWM FSET_ }}{\substack{\text { EN }}}$ |

LP8556

Table 9. EPROM Memory Map (continued)

| $\underset{\mathbf{R}}{\text { ADD }}$ | REGISTER | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A3H | CFG3 | RESERVED | SLOPE |  |  | FILTER |  | PWM_INPUT_HYSTERESIS |  |
| A4H | CFG4 | PWM_TO_I_THRESHOLD |  |  |  | $\underset{\mathrm{D}}{\text { RESERVE }}$ | $\begin{gathered} \text { STEADY_DIT } \\ \text { HER } \end{gathered}$ | DITHER |  |
| A5H | CFG5 | PWM_DIREC | PS_MODE |  |  | PWM_FREQ |  |  |  |
| A6H | CFG6 | BOOST_FREQ |  | VBOOST |  |  |  |  |  |
| A7H | CFG7 | RESERVED |  | EN_DRV3 | EN_DRV2 | RESERVED |  | IBOOST_LIM |  |
| A8H | CFG8 | RESERVED |  | RESERVED |  | RESERVED |  | RESERVED |  |
| A9H | CFG9 | VBOOST_MAX |  |  | JUMP_EN | JUMP_THRESHOLD |  | JUMP_VOLTAGE |  |
| AAH | CFGA | SSCLK_EN | $\begin{gathered} \text { RESERV } \\ \text { ED } \end{gathered}$ | RESERVED |  | $\underset{\mathrm{E}}{\text { ADAPTIV }}$ | DRIVER_HEADROOM |  |  |
| ABH | CFGB | RESERVED |  |  |  |  |  |  |  |
| ACH | CFGC | RESERVED |  |  |  | RESERVED |  |  |  |
| ADH | CFGD | RESERVED |  |  |  |  |  |  |  |
| AEH | CFGE | STEP_UP |  | STEP_DN |  | LED_FAULT_TH |  | LED_COMP_HYST |  |
| AFH | CFGF | REVISION |  |  |  |  |  |  |  |

## Register Bit Explanations

## BRIGHTNESS CONTROL

## Address 00h

Reset value 0000 0000b

| Brightness Control register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BRT[7:0] |  |  |  |  |  |  |  |
| Name | Bit | Access | Description |  |  |  |  |
| BRT | $7: 0$ | R/W | Backlight PWM 8-bit linear control. |  |  |  |  |

## DEVICE CONTROL

Address 01h
Reset value 0000 0000b

| Device Control register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FAST |  |  |  |  | BRT_MODE[1:0] |  | BL_CTL |
| Name | Bit | Access | Description |  |  |  |  |
| FAST | 7 |  | Skip refresh of trim and configuration registers from EPROMs when exiting the low power STANDBY mode. <br> $0=$ read EPROMs before returning to the ACTIVE state <br> 1 = only read EPROMs once on initial power-up. |  |  |  |  |
| BRT_MODE | 2:1 | R/W | Brightness source mode Figure 20 |  |  |  |  |
|  |  |  | 00b = PWM input only |  |  |  |  |
|  |  |  | 01b = PWM input and Brightness register (combined before shaper block) |  |  |  |  |
|  |  |  | $10 \mathrm{~b}=$ Brightness register only |  |  |  |  |
|  |  |  | $11 \mathrm{~b}=$ PWM input and Brightness register (combined after shaper block) |  |  |  |  |


| Device Control register |  |  |  |  |  |  | 0 | R/W | Enable backlight when Brightness Register is used to control brightness <br> $($ BRT_MODE $=10)$. |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| BL_CTL |  | $0=$ Backlight disabled and chip turned off <br> $1=$ Backlight enabled and chip turned on |  |  |  |  |  |  |  |
|  | This bit has no effect when PWM pin control is selected for brightness control <br> (BRT_MODE $=00)$. In this mode the state of PWM pin enable or disables the chip. |  |  |  |  |  |  |  |  |

## STATUS

## Address 02h

Reset value 0000 0000b

| Fault register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OPEN | SHORT | VREF_OK | VBOOST_OK | OVP | OCP | TSD | UVLO |
| Name | Bit | Access | Description |  |  |  |  |
| OPEN | 7 | R | LED open fault detection |  |  |  |  |
|  |  |  | 0 = No fault |  |  |  |  |
|  |  |  | 1 = LED open fault detected. The value is not latched. |  |  |  |  |
| SHORT | 6 | R | LED short fault detection |  |  |  |  |
|  |  |  | 0 = No fault |  |  |  |  |
|  |  |  | 1 = LED short fault detected. The value is not latched. |  |  |  |  |
| VREF_OK | 5 | R | Internal VREF node monitor status |  |  |  |  |
|  |  |  | 1 = VREF voltage is OK. |  |  |  |  |
| VBOOST_OK | 4 | R | Boost output voltage monitor status |  |  |  |  |
|  |  |  | $0=$ Boost output voltage has not reached its target (VBOOST < Vtarget - 2.5V) |  |  |  |  |
|  |  |  | 1 = Boost output voltage is OK. The value is not latched. |  |  |  |  |
| OVP | 3 | R | Overvoltage protection |  |  |  |  |
|  |  |  | 0 = No fault |  |  |  |  |
|  |  |  | 1 = Overvoltage condition occurred. Fault is cleared by reading the register 02h. |  |  |  |  |
| OCP | 2 | R | Over current protection |  |  |  |  |
|  |  |  | 0 = No fault |  |  |  |  |
|  |  |  | 1 = Over current detected in boost output. OCP detection block monitors the boost output and if the boost output has been too low for more than 50 ms it will generate OCP fault and disable the boost. Fault is cleared by reading the register 02h. After clearing the fault boost will startup again. |  |  |  |  |
| TSD | 1 | R | Thermal shutdown |  |  |  |  |
|  |  |  | 0 = No fault |  |  |  |  |
|  |  |  | $1=$ Thermal fault generated, $150^{\circ} \mathrm{C}$ reached. Boost converter and LED outputs will be disabled until the temperature has dropped down to $130^{\circ} \mathrm{C}$. Fault is cleared by reading this register. |  |  |  |  |
| UVLO | 0 | R | Under voltage detection |  |  |  |  |
|  |  |  | 0 = No fault |  |  |  |  |
|  |  |  | 1 = Under voltage detected on the $\mathrm{V}_{\mathrm{DD}}$ pin. Boost converter and LED outputs will be disabled until $\mathrm{V}_{\mathrm{DD}}$ voltage is above the UVLO threshold voltage. Threshold voltage is set with EPROM bits. Fault is cleared by reading this register. |  |  |  |  |

## IDENTIFICATION

Address 03h
Reset value 1111 1100b

| Identification register |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | MFG[3:0] |  |  |  |  |  | 3 | 2 | 1 | 0 |
| PANEL | BEV[2:0] |  |  |  |  |  |  |  |  |  |  |  |
| Name | Bit | Access | Description |  |  |  |  |  |  |  |  |  |
| PANEL | 7 | R | Panel ID code |  |  |  |  |  |  |  |  |  |
| MFG | $6: 3$ | R | Manufacturer ID code |  |  |  |  |  |  |  |  |  |
| REV | $2: 0$ | R | Revision ID code |  |  |  |  |  |  |  |  |  |

## DIRECT CONTROL

## Address 04h

Reset value 0000 0000b

| Direct Control register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  | OUT[5:0] |  |  |  |  |  |
| Name | Bit | Access | Description |  |  |  |  |
| OUT | 5:0 | R/W | Direct control of the LED outputs |  |  |  |  |
|  |  |  | $0=$ Normal operation. LED output are controlled with the adaptive dimming block |  |  |  |  |
|  |  |  | 1 = LED output is forced to 100\% PWM. |  |  |  |  |

## LED String Enable

## Address 16h

Reset value 0011 1111b

| Temp LSB register |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|  | Bit | Access | Description |  |  |  |
| Name | $5: 0$ | R/W | Bits 5:0 correspond to LED Strings 6:1 respectively. <br> Bit value 1 = LED String Enabled <br> Bit value 0 = LED String Disabled <br> Note: To disable string(s), it is recommended to disable higher order string(s). For <br> example, - for 5 String contiguration, disable 6th String. - for 4 string configuration, <br> disable 6th and 5th string. These bits are ANDed with the internal LED enable bits <br> that are generated with the PS_MODE logic. |  |  |  |
| LED_EN |  |  |  |  |  |  |

## EPROM Bit Explanations

## LP8556TM (DSBGA) Configurations and Pre-configured EPROM Settings

| ADDRESS | LP8556-E00 | LP8556-E01 | LP8556-E02 | LP8556-E03 | LP8556-E04 | LP8556-E05 ${ }^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 98h[7] | Ob | 0b | 0b | Ob | 0b | 0b |
| 9Eh | 22h | 22h | 22h | 24h | 24h | 22h |
| A0h | FFh | FFh | FFh | FFh | FFh |  |
| A1h | CFh | 4Fh | 5Fh | BFh | 3 Fh |  |
| A2h | 2Fh | 20h | 20h | 28h | 2Fh |  |
| A3h | 5Eh | 03h | 5Eh | 5Eh | 5Eh |  |
| A4h | 72h | 12h | 72h | 72h | 72h |  |
| A5h | 14h | 0Ch | 04h | 14h | 04h |  |
| A6h | 80h | 80h | 80h | 80h | 80h |  |
| A7h | FFh | FFh | FFh | FFh | FFh |  |
| A8h | 00h | 00h | 00h | 00h | 00h |  |
| A9h | A0h | 80h | 80h | AOh | 60h |  |
| AAh | 0Fh | 0Fh | 0Fh | 0Fh | 0Fh |  |
| ABh | 00h | 00h | 00h | 00h | 00h |  |
| ACh | 00h | 00h | 00h | 00h | 00h |  |
| ADh | 00h | 00h | 00h | 00h | 00h |  |
| AEh | 0Fh | 0Fh | 0Fh | 0Fh | 0 Fh |  |
| AFh | 02h | 02h | 04h | 02h | 02h |  |

(1) LP8556-E05 is a device option with un-configured EPROM settings. This option is for users that desire programming the device by themselves. Bits 98h[7] and 9Eh[5] are always pre-configured.

## LP8556TM (DSBGA) Configurations and Pre-configured EPROM Settings Continued

| ADDRESS | LP8556-E06 | LP8556-E07 | LP8556-E08 | LP8556-E09 | LP8556-E10 | LP8556-E11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 98h[7] | Ob | Ob | 0b | Ob | 0b |  |
| 9Eh | 22h | 04h | 22h | 22h | 24h |  |
| AOh | FFh | FFh | FFh | FFh | EBh |  |
| A1h | DBh | BFh | CFh | CFh | 3Dh |  |
| A2h | 2 Fh | ODh | 2 Fh | 2 Fh | 2 Fh |  |
| A3h | 02h | 02h | 5Eh | 02h | 37h |  |
| A4h | 72h | 72h | 72h | 72h | 77h |  |
| A5h | 14h | 20h | 24h | 04h | 1 Bh |  |
| A6h | 40h | 4Eh | 80h | 80h | 40h |  |
| A7h | FFh | FEh | FFh | FFh | FEh |  |
| A8h | 21h | 21h | 00h | 00h | 21h |  |
| A9h | DBh | C0h | AOh | AOh | 9Bh |  |
| AAh | OFh | OFh | OFh | OFh | 3Fh |  |
| ABh | 00h | 00h | 00h | 00h | 00h |  |
| ACh | 00h | 00h | 00h | 00h | 00h |  |
| ADh | 00h | 00h | 00h | 00h | 00h |  |
| AEh | 0Fh | 0Fh | 0Fh | 0Fh | 0Fh |  |
| AFh | 02h | 02h | 02h | 03h | 00h |  |

## LP8556SQ (WQFN) Configurations and Pre-configured EPROM Settings

| ADDRESS | LP8556-E00 | LP8556-E08 | LP8556-E09 |
| :---: | :---: | :---: | :---: |
| 98h[7] | 1b | 1b | 1b |
| 9Eh | 22h | 22 h | 22h |
| AOh | FFh | FFh | FFh |
| A1h | CFh | CFh | CFh |
| A2h | 2Fh | 2Fh | 2Fh |
| A3h | 5Eh | 5Eh | 02h |
| A4h | 72h | 72h | 72h |
| A5h | 14h | 24h | 04h |
| A6h | 80h | 80h | 80h |
| A7h | FEh | FEh | FEh |
| A8h | 00h | 00h | 00h |
| A9h | AOh | AOh | AOh |
| AAh | OFh | OFh | 0Fh |
| ABh | 00h | 00h | 00h |
| ACh | 00h | 00h | 00h |
| ADh | 00h | 00h | 00h |
| AEh | OFh | OFh | OFh |
| AFh | 00h | 00h | 00h |

## CFG98

## Address 98h

| CFG98 register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| IBOOST_LIM_2X |  |  |  |  |  |  |  |
| Name | Bit | Access | Description |  |  |  |  |
| IBOOST_LIM_2X | 7 | R/W | Select the inductor current limit range. <br> When IBOOST_LIM_2X = 0, the inductor current limit can be set to 0.9A, 1.2A, 1.5A or 1.8A. <br> When IBOOST_LIM2X = 1, the inductor current limit can be set to 1.6A, 2.1A, or 2.6A. This <br> option is supported only on WQFN package and not on DSBGA package. See (1). |  |  |  |  |

(1) 1.8 A is the maximum $\mathrm{I}_{\text {SW_LIM }}$ supported with the DSBGA package. For applications requiring the $\mathrm{I}_{\text {SW_LIM }}$ to be greater than 1.8 A and up to 2.6A, WQFN package should be considered.

## CFG9E

## Address 9Eh

| CFG9E register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  | VBOOST_RANGE | HEADROOM_OFFSET |  |  |  |  |
| Name | Bit | Access | Description |  |  |  |  |
| VBOOST_RANGE | 5 | R/W | Select VBOOST range. <br> When VBOOST_RANGE $=0$, the output voltage range is from 7 V to 34 V <br> When VBOOST_RANGE $=1$, the output voltage range is from 16 V to 43 V |  |  |  |  |
| $\begin{aligned} & \text { HEADROOM } \\ & \text { OFFSET } \end{aligned}$ | 3:0 | R/W | LED driver headroom offset. This adjusts the LOW comparator threshold together with LED_HEADROOM bits and contributes to the MID comparator threshold.$\begin{aligned} & 0000=460 \mathrm{mV} \\ & 0001=390 \mathrm{mV} \\ & 0010=320 \mathrm{mV} \\ & 0100=250 \mathrm{mV} \\ & 1000=180 \mathrm{mV} \end{aligned}$ |  |  |  |  |

## CFGO

Address A0h

| CFGO register |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 3 | 2 | 1 | 0 |
| CURRENT LSB[7:0] |  |  |  |  |  |  |
| Name | Bit | Access | Description |  |  |  |
| CURRENT LSB | 7:0 | R/W | The 8-bits in this register (LSB) along the 4-bits defined in CFG1 Register (MSB) allow LED current to be set in 12-bit fine steps. These 12-bits further scale the maximum LED current set using CFG1 Register, CURRENT_MAX bits (denoted as IMAX). If ISET_EN = 0 , the LED current is defined with the bits as shown below. If ISET_EN $=1$, then the external resistor connected to the ISET pin scales the LED current as shown below. |  |  |  |
|  |  |  |  | ISET_EN = 0 | ISET_EN = 1 |  |
|  |  |  | 000000000000 | OA | OA |  |
|  |  |  | 000000000001 | $\begin{gathered} (1 / 4095) \mathrm{x} \\ \mathrm{I}_{\text {MAX }} \end{gathered}$ | $\underset{(1 / 4095) \times \mathrm{I}_{\text {MAX }} \times 20000 \times 1.2 \mathrm{~V} /}{\mathrm{R}_{\text {ISET }}}$ |  |
|  |  |  | 000000000010 | $\begin{gathered} (2 / 4095) \mathrm{x} \\ \mathrm{I}_{\text {MAX }} \end{gathered}$ | $(2 / 4095) \times \mathrm{I}_{\substack{\text { MAX } \\ R_{\text {ISET }}}} \times 20000 \times 1.2 \mathrm{~V} /$ |  |
|  |  |  | ... | ... | ... |  |
|  |  |  | 011111111111 | $\underset{I_{\text {MAX }}}{(2047 / 4095) x}$ | $\begin{gathered} (2047 / 4095) \times I_{\text {MAX }} \times 20000 \times \\ 1.2 \mathrm{~V} / \mathrm{R}_{\text {ISET }} \end{gathered}$ |  |
|  |  |  | ... | ... | $\ldots$ |  |
|  |  |  | 111111111101 | $\begin{gathered} (4093 / 4095) \mathrm{x} \\ \mathrm{I}_{\text {MAX }} \end{gathered}$ | $\begin{gathered} (4093 / 4095) \times I_{\text {MAX }} \times 20000 \times \\ 1.2 \mathrm{~V} / \mathrm{R}_{\text {ISET }} \end{gathered}$ |  |
|  |  |  | 111111111110 | $\begin{gathered} (4094 / 4095) x \\ I_{\text {MAX }} \end{gathered}$ | $\begin{gathered} (4094 / 4095) \times \mathrm{I}_{\text {MAX }} \times 20000 \times \\ 1.2 \mathrm{R} / \mathrm{R}_{\text {ISET }} \end{gathered}$ |  |
|  |  |  | 111111111111 | $\begin{gathered} (4095 / 4095) \mathrm{x} \\ \mathrm{I}_{\text {MAX }} \end{gathered}$ | $\begin{gathered} (4095 / 4095) \times \mathrm{I}_{\text {MAX }} \times 20000 \times \\ 1.2 \mathrm{R} / \mathrm{R}_{\text {ISET }} \end{gathered}$ |  |

## CFG1

## Address A1h

| CFG1 register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PDET_STDBY | CURRENT_MAX[2:0] |  |  |  | CURRENT MSB[11:8] |  |  |
| Name | Bit | Access |  |  | Des |  |  |
| PDET_STDBY | 7 | R/W | Enable Standby when PWM input is constant low (approx. $50 \mathrm{~ms} \mathrm{timeout)}$. |  |  |  |  |
| CURRENT_MAX | 6:4 | R/W | Set Maximum LED current as shown below. This maximum current is scaled as described in the CFG0 Register.$\begin{aligned} & 000=5 \mathrm{~mA} \\ & 001=10 \mathrm{~mA} \\ & 010=15 \mathrm{~mA} \\ & 011=20 \mathrm{~mA} \\ & 100=23 \mathrm{~mA} \\ & 101=25 \mathrm{~mA} \\ & 110=30 \mathrm{~mA} \\ & 111=50 \mathrm{~mA} \end{aligned}$ |  |  |  |  |
| CURRENT MSB | 3:0 | R/W | These bits form the 4 MSB bits for LED Current as described in CFG0 Register |  |  |  |  |

## CFG2

## Address A2h

| CFG2 register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  | UVLO_EN | UVLO_TH | BL_ON | ISET_EN | $\begin{aligned} & \text { BOOST_E }_{\text {_FSET_EN }} \end{aligned}$ | $\begin{gathered} \text { PWM_} \\ \text { _FSET_EN } \end{gathered}$ |
| Name | Bit | Access | Description |  |  |  |  |
| RESERVED | 7:6 | R/W |  |  |  |  |  |
| UVLO_EN | 5 | R/W | Undervoltage lockout protection enable. |  |  |  |  |
| UVLO_TH | 4 | R/W | UVLO threshold levels:$\begin{aligned} & 0=2.5 \mathrm{~V} \\ & 1=5.2 \mathrm{~V} \end{aligned}$ |  |  |  |  |
| BL_ON | 3 | R/W | Enable backlight. This bit must be set for PWM only control. $0=$ Backlight disabled. This selection is recommended for systems with an I2C master. With an I2C master, the backlight can be controlled by writing to the register 01h. <br> 1 = Backlight enabled. This selection is recommended for systems with PWM only control. |  |  |  |  |
| ISET_EN | 2 | R/W | Enable LED current set resistor. <br> $0=$ Resistor is disabled and current is set with CURRENT and CURRENT_MAX EPROM register bits. <br> $1=$ Resistor is enabled and current is set with the $R_{\text {ISET }}$ resistor AND CURRENT AND CURRENT_MAX EPROM register bits. |  |  |  |  |
| BOOST_FSET_EN | 1 | R/W | Enable configuration of the switching frequency via FSET pin. $0=$ Configuration of the switching frequency via FSET pin is is disabled. The switching frequency is set with BOOST_FREQ EPROM register bits. 1 = Configuration of the switching frequency via FSET pin is is enabled. |  |  |  |  |
| PWM_FSET_EN | 0 | R/W | Enable configuration of the PWM dimming frequency via FSET pin. $0=$ Configuration of the switching frequency via FSET pin is is disabled. The switching frequency is set with PWM_FREQ EPROM register bits. <br> $1=$ Configuration of the PWM dimming frequency via FSET pin is is enabled. |  |  |  |  |

## CFG3

Address A3h

| CFG3 register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | SLOPE[2:0] |  |  | FILTER[1:0] |  | PWM_INPUT_HYSTERESIS[1:0] |  |
| Name | Bit | Access | Description |  |  |  |  |
| RESERVED | 7 | R/W |  |  |  |  |  |
| SLOPE | 6:4 | R/W | Select brightness change transition duration $000=0 \mathrm{~ms}$ (immediate change)$001=1 \mathrm{~ms}$$010=2 \mathrm{~ms}$$011=50 \mathrm{~ms}$$100=100 \mathrm{~ms}$$101=200 \mathrm{~ms}$$110=300 \mathrm{~ms}$$111=500 \mathrm{~ms}$ |  |  |  |  |
| FILTER | 3:2 | R/W | Select brightness change transition filtering strength $00=$ No filtering. <br> $01=$ light smoothing <br> $10=$ medium smoothing <br> 11 = heavy smoothing |  |  |  |  |
| PWM INPUT _HYST̄ERESIS | 1:0 | R/W | PWM input hysteresis function. $00=$ OFF <br> $01=1$-bit hysteresis with 13 -bit resolution $10=1$-bit hysteresis with 12 -bit resolution <br> $11=1$-bit hysteresis with 8 -bit resolution |  |  |  |  |

## CFG4

Address A4h

| CFG4 register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PWM_TO_I_THRESHOLD[3:0] |  |  |  | RESERVED | STEADY DITHER | DITHER[1:0] |  |
| Name | Bit | Access | Description |  |  |  |  |
| PWM_TO I _THRESHOLD | 7:4 | R/W | Select switch point between PWM and pure current dimming $0000=$ current dimming across entire range <br> $0001=$ switch point at $10 \%$ of the maximum LED current. <br> $0010=$ switch point at $12.5 \%$ of the maximum LED current. <br> 0011 = switch point at $15 \%$ of the maximum LED current. <br> $0100=$ switch point at $17.5 \%$ of the maximum LED current. <br> $0101=$ switch point at $20 \%$ of the maximum LED current. <br> $0110=$ switch point at $\mathbf{2 2 . 5 \%}$ of the maximum LED current. <br> 0111 = switch point at $25 \%$ of the maximum LED current. This is a recommended selection. <br> $1000=$ switch point at $33.33 \%$ of the maximum LED current. <br> 1001 = switch point at $41.67 \%$ of the maximum LED current. <br> $1010=$ switch point at $\mathbf{5 0 \%}$ of the maximum LED current. <br> 1011 to 1111 = PWM dimming across entire range |  |  |  |  |
| RESERVED | 3 | R/W |  |  |  |  |  |
| STEADY_DITHER | 2 | R/W | Dither function method select: 0 = Dither only on transitions 1 = Dither at all times |  |  |  |  |
| DITHER | 1:0 | R/W | Dither function control $00=$ Dithering disabled <br> $01=1$-bit dithering <br> $10=2$-bit dithering <br> $11=3$-bit dithering |  |  |  |  |

## CFG5

## Address A5h

| CFG5 register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PWM_DIRECT | PS_MODE[2:0] |  |  | PWM_FREQ[3:0] |  |  |  |
| Name | Bit | Access | Description |  |  |  |  |
| PWM_DIRECT | 7 | R/W | Intended for certain test mode purposes. When enabled, the entire pipeline is bypassed and PWM output is connected with PWM input. |  |  |  |  |
| PS_MODE | 6:4 | R/W | Select PWM output phase configuration: <br> $000=6$-phase, 6 drivers $\left(0^{\circ}, 60^{\circ}, 120^{\circ}, 180^{\circ}, 240^{\circ}, 320^{\circ}\right)$ $001=5$-phase, 5 drivers ( $0^{\circ}, 72^{\circ}, 144^{\circ}, 216^{\circ}, 288^{\circ}$, OFF) $010=4$-phase, 4 drivers ( $0^{\circ}, 90^{\circ}, 180^{\circ}, 270^{\circ}$, OFF, OFF) $011=3$-phase, 3 drivers ( $0^{\circ}, 120^{\circ}, 240^{\circ}$, OFF, OFF, OFF) $100=2$-phase, 2 drivers ( $0^{\circ}, 180^{\circ}$, OFF, OFF, OFF, OFF) $101=3$-phase, 6 drivers ( $0^{\circ}, 0^{\circ}, 120^{\circ}, 120^{\circ}, 240^{\circ}, 240^{\circ}$ ) $110=2$-phase, 6 drivers ( $\left.0^{\circ}, 0^{\circ}, 0^{\circ}, 180^{\circ}, 180^{\circ}, 180^{\circ}\right)$ $111=1$-phase, 6 drivers ( $0^{\circ}, 0^{\circ}, 0^{\circ}, 0^{\circ}, 0^{\circ}, 0^{\circ}$ ) |  |  |  |  |


| CFG5 register |  |  |  |
| :---: | :---: | :---: | :---: |
| PWM_FREQ | 3:0 | R/W |  |

## CFG6

Address A6h

| CFG6 register |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|  |  |  |  |  |  |  |
| BOOST_FREQ[1:0] | Bit | Access | Description |  |  |  |
| Name | $7: 6$ | R/W | Set boost switching frequency when BOOST_FSET_EN $=0$. <br> $00=312 \mathrm{kHz}$ <br> $01=625 \mathrm{kHz}$ <br> $10=1250 \mathrm{kHz}$ <br> $11=$ undefined |  |  |  |
| BOOST_FREQ | $5: 0$ | R/W | Boost output voltage. When ADAPTIVE $=1$, this is the boost minimum and <br> initial voltage. |  |  |  |
| VBOOST |  |  |  |  |  |  |

## CFG7

Address A7h


## CFG9

Address A9h

| CFG9 register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| VBOOST_MAX[2:0] |  |  | JUMP_EN | JUMP | D[1:0] |  | [1:0] |
| Name | Bit | Access | Description |  |  |  |  |
| VBOOST_MAX | 7:5 | R/W | Select the maximum boost voltage (typ values)$\begin{aligned} & (\text { VBOOST_RANGE }=0 / \text { VBOOST_RANGE }=1) \\ & 010=\text { NA } / 21 \mathrm{~V} \\ & 011=\text { NA } / 25 \mathrm{~V} \\ & 100=21 \mathrm{~V} / 30 \mathrm{~V} \\ & 101=25 \mathrm{~V} / 34.5 \mathrm{~V} \\ & 110=30 \mathrm{~V} / 39 \mathrm{~V} \\ & 111=34 \mathrm{~V} / 43 \mathrm{~V} \end{aligned}$ |  |  |  |  |
| JUMP_EN | 4 | R/W | Enable JUMP detection on the PWM input. |  |  |  |  |
| JUMP_THRESHOLD | 3:2 | R/W | Select JUMP threshold:$\begin{aligned} & 00=10 \% \\ & 01=30 \% \\ & 10=50 \% \\ & 11=70 \% \end{aligned}$ |  |  |  |  |
| JUMP_VOLTAGE | 1:0 | R/W | Select JUMP voltage:$\begin{aligned} & 00=0.5 \mathrm{~V} \\ & 01=1 \mathrm{~V} \\ & 10=2 \mathrm{~V} \\ & 11=4 \mathrm{~V} \end{aligned}$ |  |  |  |  |

## CFGA

## Address AAh

| CFGA register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SSCLK_EN | RESERVED | RESERVED |  | ADAPTIVE | DRIVER_HEADROOM[2:0] |  |  |
| Name | Bit | Access | Description |  |  |  |  |
| SSCLK_EN | 7 | R/W | Enable spread spectrum function. |  |  |  |  |
| RESERVED | 6 | R/W |  |  |  |  |  |
| RESERVED | 5:4 | R/W |  |  |  |  |  |
| ADAPTIVE | 3 | R/W | Enable adaptive boost control. |  |  |  |  |
| DRIVER_HEADROOM | 2:0 | R/W | LED driver headroom control. This sets the LOW comparator threshold and contributes to the MID comparator threshold. <br> $000=$ HEADROOM_OFFSET +875 mV <br> $001=$ HEADROOM_OFFSET +750 mV <br> $010=$ HEADROOM_OFFSET +625 mV <br> 011 = HEADROOM_OFFSET + 500 mV <br> $100=$ HEADROOM_OFFSET +375 mV <br> $101=$ HEADROOM OFFSET +250 mV <br> $110=$ HEADROOM_OFFSET + 125 mV <br> $111=$ HEADROOM_OFFSET mV |  |  |  |  |

## CFGE

## Address AEh

| CFGE register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| STEP_UP[1:0] |  | STEP_DN[1:0] |  | LED_FAULT_TH[2:0] |  | LED_COMP_HYST[1:0] |  |
| Name | Bit | Access | Description |  |  |  |  |
| STEP_UP | 7:6 | R/W | Adaptive headroom UP step size$\begin{aligned} & 00=105 \mathrm{mV} \\ & 01=210 \mathrm{mV} \\ & 10=420 \mathrm{mV} \\ & 11=840 \mathrm{mV} \end{aligned}$ |  |  |  |  |
| STEP_DN | 5:4 | R/W | Adaptive headroom DOWN step size$\begin{aligned} & 00=105 \mathrm{mV} \\ & 01=210 \mathrm{mV} \\ & 10=420 \mathrm{mV} \\ & 11=840 \mathrm{mV} \end{aligned}$ |  |  |  |  |
| LED_FAULT_TH | 3:2 | R/W | LED headroom fault threshold. This sets the HIGH comparator threshold.$\begin{aligned} & 00=5 \mathrm{~V} \\ & 01=4 \mathrm{~V} \\ & 10=3 \mathrm{~V} \\ & 11=2 \mathrm{~V} \end{aligned}$ |  |  |  |  |
| LED_COMP_HYST | 1:0 | R/W | LED headrom comparison hysteresis. This sets the MID comparator threshold. $00=$ DRIVER_HEADROOM +1000 mV $01=$ DRIVER_HEADROOM + 750 mV $10=$ DRIVER_HEADROOM +500 mV <br> 11 = DRIVER_HEADROOM + 250 mV |  |  |  |  |

## CFGF

Address AFh

| CFGF register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  |  |  |  |  |
| Name | Bit | Access | Description |  |  |  |  |
| REV | $7: 0$ | R/W | EPROM Settings Revision ID code |  |  |  |  |

## PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking $(4 / 5)$ | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LP8556SQ-E00/NOPB | ACTIVE | WQFN | RTW | 24 | 1000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU SN | Level-1-260C-UNLIM |  | L8556E0 | Samples |
| LP8556SQ-E08/NOPB | ACTIVE | WQFN | RTW | 24 | 1000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU SN | Level-1-260C-UNLIM |  | L8556E8 | Samples |
| LP8556SQ-E09/NOPB | ACTIVE | WQFN | RTW | 24 | 1000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU SN | Level-1-260C-UNLIM |  | L8556E9 | Samples |
| LP8556SQE-E00/NOPB | ACTIVE | WQFN | RTW | 24 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU SN | Level-1-260C-UNLIM |  | L8556E0 | Samples |
| LP8556SQE-E08/NOPB | ACTIVE | WQFN | RTW | 24 | 250 | Green (RoHS \& no Sb/Br) | CU SN | Level-1-260C-UNLIM |  | L8556E8 | Samples |
| LP8556SQE-E09/NOPB | ACTIVE | WQFN | RTW | 24 | 250 | Green (RoHS \& no Sb/Br) | CU SN | Level-1-260C-UNLIM |  | L8556E9 | Samples |
| LP8556SQX-E00/NOPB | ACTIVE | WQFN | RTW | 24 | 4500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU SN | Level-1-260C-UNLIM |  | L8556E0 | Samples |
| LP8556SQX-E08/NOPB | ACTIVE | WQFN | RTW | 24 | 4500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU SN | Level-1-260C-UNLIM |  | L8556E8 | Samples |
| LP8556SQX-E09/NOPB | ACTIVE | WQFN | RTW | 24 | 4500 | Green (RoHS \& no Sb/Br) | CU SN | Level-1-260C-UNLIM |  | L8556E9 | Samples |
| LP8556TME-E02/NOPB | ACTIVE | DSBGA | YFQ | 20 | 250 | Green (RoHS \& no Sb/Br) | SNAGCU | Level-1-260C-UNLIM |  | 56E2 | Samples |
| LP8556TME-E03/NOPB | ACTIVE | DSBGA | YFQ | 20 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | SNAGCU | Level-1-260C-UNLIM |  | 56E3 | Samples |
| LP8556TME-E04/NOPB | ACTIVE | DSBGA | YFQ | 20 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | SNAGCU | Level-1-260C-UNLIM |  | 56E4 | Samples |
| LP8556TME-E05/NOPB | ACTIVE | DSBGA | YFQ | 20 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | SNAGCU | Level-1-260C-UNLIM |  | 56E5 | Samples |
| LP8556TME-E06/NOPB | ACTIVE | DSBGA | YFQ | 20 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | SNAGCU | Level-1-260C-UNLIM |  | 56E6 | Samples |
| LP8556TME-E07/NOPB | PREVIEW | DSBGA | YFQ | 20 | 250 | TBD | Call TI | Call TI | -40 to 85 |  |  |
| LP8556TME-E09/NOPB | ACTIVE | DSBGA | YFQ | 20 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | SNAGCU | Level-1-260C-UNLIM |  | 56E9 | Samples |
| LP8556TME-E12/NOPB | PREVIEW | DSBGA | YFQ | 20 | 250 | Green (RoHS \& no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | 6E12 |  |


| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LP8556TMX-E02/NOPB | ACTIVE | DSBGA | YFQ | 20 | 3000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | SNAGCU | Level-1-260C-UNLIM |  | 56E2 | Samples |
| LP8556TMX-E03/NOPB | ACTIVE | DSBGA | YFQ | 20 | 3000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | SNAGCU | Level-1-260C-UNLIM |  | 56E3 | Samples |
| LP8556TMX-E04/NOPB | ACTIVE | DSBGA | YFQ | 20 | 3000 | Green (RoHS \& no Sb/Br) | SNAGCU | Level-1-260C-UNLIM |  | 56E4 | Samples |
| LP8556TMX-E05/NOPB | ACTIVE | DSBGA | YFQ | 20 | 3000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | SNAGCU | Level-1-260C-UNLIM |  | 56E5 | Samples |
| LP8556TMX-E06/NOPB | ACTIVE | DSBGA | YFQ | 20 | 3000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | SNAGCU | Level-1-260C-UNLIM |  | 56E6 | Samples |
| LP8556TMX-E09/NOPB | ACTIVE | DSBGA | YFQ | 20 | 3000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | SNAGCU | Level-1-260C-UNLIM |  | 56E9 | Samples |
| LP8556TMX-E12/NOPB | PREVIEW | DSBGA | YFQ | 20 |  | Green (RoHS \& no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | 6E12 |  |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined
Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, Tl Pb -Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb -Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LP8556SQ-E00/NOPB | WQFN | RTW | 24 | 1000 | 178.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |  |
| LP8556SQ-E08/NOPB | WQFN | RTW | 24 | 1000 | 178.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |  |
| LP8556SQ-E09/NOPB | WQFN | RTW | 24 | 1000 | 178.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |  |
| LP8556SQE-E00/NOPB | WQFN | RTW | 24 | 250 | 178.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |  |
| LP8556SQE-E08/NOPB | WQFN | RTW | 24 | 250 | 178.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |  |
| LP8556SQE-E09/NOPB | WQFN | RTW | 24 | 250 | 178.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |  |
| LP8556SQX-E00/NOPB | WQFN | RTW | 24 | 4500 | 330.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |  |
| LP8556SQX-E08/NOPB | WQFN | RTW | 24 | 4500 | 330.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |  |
| LP8556SQX-E09/NOPB | WQFN | RTW | 24 | 4500 | 330.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |  |
| LP8556TME-E02/NOPB | DSBGA | YFQ | 20 | 250 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |  |
| LP8556TME-E03/NOPB | DSBGA | YFQ | 20 | 250 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |  |
| LP8556TME-E04/NOPB | DSBGA | YFQ | 20 | 250 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |  |
| LP8556TME-E05/NOPB | DSBGA | YFQ | 20 | 250 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |  |
| LP8556TME-E06/NOPB | DSBGA | YFQ | 20 | 250 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |  |
| LP8556TME-E09/NOPB | DSBGA | YFQ | 20 | 250 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |  |
| LP8556TMX-E02/NOPB | DSBGA | YFQ | 20 | 3000 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |  |
| LP8556TMX-E03/NOPB | DSBGA | YFQ | 20 | 3000 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |  |
| LP8556TMX-E04/NOPB | DSBGA | YFQ | 20 | 3000 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |  |


| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LP8556TMX-E05/NOPB | DSBGA | YFQ | 20 | 3000 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |
| LP8556TMX-E06/NOPB | DSBGA | YFQ | 20 | 3000 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |
| LP8556TMX-E09/NOPB | DSBGA | YFQ | 20 | 3000 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LP8556SQ-E00/NOPB | WQFN | RTW | 24 | 1000 | 210.0 | 185.0 | 35.0 |
| LP8556SQ-E08/NOPB | WQFN | RTW | 24 | 1000 | 210.0 | 185.0 | 35.0 |
| LP8556SQ-E09/NOPB | WQFN | RTW | 24 | 1000 | 210.0 | 185.0 | 35.0 |
| LP8556SQE-E00/NOPB | WQFN | RTW | 24 | 250 | 210.0 | 185.0 | 35.0 |
| LP8556SQE-E08/NOPB | WQFN | RTW | 24 | 250 | 210.0 | 185.0 | 35.0 |
| LP8556SQE-E09/NOPB | WQFN | RTW | 24 | 250 | 210.0 | 185.0 | 35.0 |
| LP8556SQX-E00/NOPB | WQFN | RTW | 24 | 4500 | 367.0 | 367.0 | 35.0 |
| LP8556SQX-E08/NOPB | WQFN | RTW | 24 | 4500 | 367.0 | 367.0 | 35.0 |
| LP8556SQX-E09/NOPB | WQFN | RTW | 24 | 4500 | 367.0 | 367.0 | 35.0 |
| LP8556TME-E02/NOPB | DSBGA | YFQ | 20 | 250 | 210.0 | 185.0 | 35.0 |
| LP8556TME-E03/NOPB | DSBGA | YFQ | 20 | 250 | 210.0 | 185.0 | 35.0 |
| LP8556TME-E04/NOPB | DSBGA | YFQ | 20 | 250 | 210.0 | 185.0 | 35.0 |
| LP8556TME-E05/NOPB | DSBGA | YFQ | 20 | 250 | 210.0 | 185.0 | 35.0 |
| LP8556TME-E06/NOPB | DSBGA | YFQ | 20 | 250 | 210.0 | 185.0 | 35.0 |


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LP8556TME-E09/NOPB | DSBGA | YFQ | 20 | 250 | 210.0 | 185.0 | 35.0 |
| LP8556TMX-E02/NOPB | DSBGA | YFQ | 20 | 3000 | 210.0 | 185.0 | 35.0 |
| LP8556TMX-E03/NOPB | DSBGA | YFQ | 20 | 3000 | 210.0 | 185.0 | 35.0 |
| LP8556TMX-E04/NOPB | DSBGA | YFQ | 20 | 3000 | 210.0 | 185.0 | 35.0 |
| LP8556TMX-E05/NOPB | DSBGA | YFQ | 20 | 3000 | 210.0 | 185.0 | 35.0 |
| LP8556TMX-E06/NOPB | DSBGA | YFQ | 20 | 3000 | 210.0 | 185.0 | 35.0 |
| LP8556TMX-E09/NOPB | DSBGA | YFQ | 20 | 3000 | 210.0 | 185.0 | 35.0 |




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products |  | Applications |  |
| :---: | :---: | :---: | :---: |
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com |  |  |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessco |  |  |


[^0]:    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
    Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[^1]:    (1) Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.
    (2) Guaranteed by design and not tested in production.

