

SNWS012B-MAY 2004-REVISED MAY 2004

# LMX2525 PLLatinum™ Dual Frequency Synthesizer System with Integrated VCOs

Check for Samples: LMX2525

# **FEATURES**

- Small Size
  - 5.0 mm X 4.0 mm X 0.75 mm 24-Pin WQFN Package
- RF Synthesizer System
  - Two Integrated VCOs
  - Integrated Loop Filter
  - Low Spurious, Low Phase Noise Fractional-N RF PLL Based on 10-Bit Delta Sigma Modulator
  - Frequency Resolution Down to 20 kHz
- Supports Various Reference Frequencies
  - 12.6 MHz, 14.4 MHz, 25.2MHz, and 26.0 MHz
- Fast Lock Time: 300 µs
- Low Current Consumption
  - 10 mA at 2.8 V in PDC800 Mode
- 2.5 V to 3.3 V Operation
- Digital Filtered Lock Detect Output
- Hardware and Software Power Down Control

# **APPLICATIONS**

 Japan PDC Systems at 800 MHz and 1500 MHz Frequency Bands

#### DESCRIPTION

LMX2525 is a highly integrated, high performance, low power frequency synthesizer system optimized for dual-band Japan PDC mobile handsets. Using a proprietary digital phase locked loop technique, LMX2525 generates very stable, low noise local oscillator signals for up and down conversion in wireless communications devices.


LMX2525 includes dual voltage controlled oscillators (VCOs) for the upper and lower Japan PDC frequency bands, a loop filter, and a fractional-N RF PLL based on a delta sigma modulator. In concert, these blocks form a closed loop RF synthesizer system. The RF synthesizer system supports two frequency bands: PDC1500 and PDC800.

Serial data is transferred to the device via a threewire MICROWIRE interface (DATA, LE, CLK).

Operating supply voltage ranges from 2.5 V to 3.3 V. LMX2525 features low current consumption: 10 mA at 2.8 V when operating in the PDC800 mode.

LMX2525 is available in a 24-pin WQFN package.

# **Functional Block Diagram**



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PLLatinum is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



# **Connection Diagram**

Figure 1. 24-Pin 5x4 WQFN (NHW0024B) Package




Note: Analog ground connected through exposed die attached pad.

# **PIN DESCRIPTIONS**

Pin Number	Name	I/O	Description			
1	L1	_	RF2 VCO tank pin. An external inductor is required between pins L1 and L2 to set the resonant frequency of RF2 VCO (PDC800).			
2	L2	_	RF2 VCO tank pin. An external inductor is required between pins L1 and L2 to set the resonant frequency of RF2 VCO (PDC800).			
3	NC	_	Do not connect to any node on the printed circuit board.			
4	NC	_	Do not connect to any node on the printed circuit board.			
5	$V_{DD}$	V <sub>DD</sub> — Supply voltage for RF analog circuitry				
6	RF1out	0	RF output of RF1 VCO for PDC1500			
7	$V_{DD}$	_	Supply voltage for RF analog circuitry			
8	RF2out	0	RF output of RF2 VCO for PDC800			
9	$V_{DD}$	_	Supply voltage for analog circuitry			
10	V <sub>cc</sub>	_	Supply voltage for digital circuitry			
11	GND	_	Ground for digital circuitry			
12	V <sub>CC</sub>	_	Supply voltage for digital circuitry			
13	LE	I	MICROWIRE Latch Enable			
14	DATA	I	MICROWIRE Data			
15	CLK	I	MICROWIRE Clock			
16	CE	I	Chip enable control pin			
17	BS	I	Band select control pin			
18	LD	0	Lock detect pin			
19	V <sub>CC</sub>	_	Supply voltage for digital circuitry			
20	OSCin	I	Reference frequency input			
21	GND	_	Ground for digital circuitry			
22	V <sub>DD</sub>	_	Supply voltage for analog circuitry			
23	GND	_	Ground for analog circuitry			
24	V <sub>DD</sub>		Supply voltage for RF analog circuitry			

# **Typical Application Circuit**



Refer to RF2 VCO Tuning Range vs. External Inductance plot to aid in selecting the appropriate external inductance, PCB trace and L1, for the desired frequency range.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# Absolute Maximum Ratings (1)(2)(3)(4)

Parameter	Symbol	Ratings	Units
Supply Voltage	V <sub>CC</sub> , V <sub>DD</sub>	-0.5 to 3.6	V
Voltage on any pin to GND	VI	-0.3 to V <sub>CC</sub> + 0.3	V
		-0.3 to V <sub>DD</sub> + 0.3	V
Storage Temperature Range	T <sub>STG</sub>	-65 to 150	°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, refer to the Electrical Characteristics section. The guaranteed specifications apply only for the conditions listed.
- (2) This device is a high performance RF integrated circuit with an ESD rating < 2 kV and is ESD sensitive. Handling and assembly of this device should be done at ESD protected workstations.
- (3) GND = 0 V.
- (4) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

# **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Ambient Temperature	T <sub>A</sub>	-30	25	85	°C
Supply Voltage (to GND)	$V_{CC}$ , $V_{DD}$	2.5		3.3	V

#### SNWS012B-MAY 2004-REVISED MAY 2004



# Electrical Characteristics(1)

 $(V_{IN} = 2.8 \text{ V}, \text{ refer to Typical Application Circuit; Limits in standard typeface are for } T_A = 25 \, ^{\circ}\text{C}; \text{ Limits in } \textbf{boldface} \text{ type apply over the operating temperature range from -20 } ^{\circ}\text{C} \leq T_A \leq 75 \, ^{\circ}\text{C} \text{ unless otherwise noted.})$ 

Symbol	Parameter	Condition	Min	Тур	Max	Units
I <sub>CC</sub> PARAM	METERS					
$\begin{split} &I_{CC} + I_{DD} & \text{Supply Current}^{(2)} \\ &I_{CC} + I_{DD} & \text{Supply Current}^{(3)} \\ &I_{PD} & \text{Power Down Current} \\ &\text{REFERENCE OSCILLATOR PARAMETERS} \end{split}$		OB_CRL [1:0] = 10		10.6	12.0 <b>12.3</b>	mA
		OB_CRL [1:0] = 00		10.0	11.5 <b>11.8</b>	mA
I <sub>CC</sub> + I <sub>DD</sub>	Supply Current <sup>(3)</sup>	OB_CRL [1:0] = 10		15.0	16.5 <b>16.8</b>	mA
		OB_CRL [1:0] = 00		14.2	15.6 <b>15.9</b>	mA
I <sub>PD</sub>	Power Down Current	CE = LOW or RF_PD = 1			20	μA
REFEREN	CE OSCILLATOR PARAMETERS					
f <sub>OSCin</sub>	Reference Oscillator Input Frequency (4)	Supports 12.6, 14.4, 25.2 and 26.0 MHz.	12.6	14.4	26.0	MHz
$V_{OSCin}$	Reference Oscillator Input Sensitivity			0.5	V <sub>CC</sub>	Vp-p
RF1 VCO	FOR PDC1500					
f <sub>RF1out</sub>	Frequency Range <sup>(5)</sup>	RF1 VCO for PDC1500	1270.22		1394.95	MHz
P <sub>RF1out</sub>	Output Power	OB_CRL [1:0] = 11	-5	-2	1	dBm
		OB_CRL [1:0] = 10	-7	-4	-1	dBm
		OB_CRL [1:0] = 01	-10	-7	-4	dBm
		OB_CRL [1:0] = 00	-13	-10	-7	dBm
	Lock Time	Full frequency span within each band in High Speed Mode (HS = 1).			<b>300</b> <sup>(6)</sup>	μs
		Between bands High Speed Mode (HS = 1).			<b>300</b> <sup>(6)</sup>	μs
		Full frequency span within each			<b>500</b> <sup>(6)</sup>	μs
		band in Normal Mode (HS = 0).			<b>375</b> <sup>(8)</sup>	μs
		Between bands in Normal Mode			<b>500</b> <sup>(6)</sup>	μs
		(HS=0).			<b>400</b> <sup>(8)</sup>	μs
	RMS Phase Error			1.3		degrees
L(f) <sub>RF1out</sub>	Phase Noise when RF1 VCO for PDC1500 is activated in Normal Mode	@ 25 kHz offset		-95	-93 <b>-91</b>	dBc/Hz
	(HS = 0).	@ 50 kHz offset		-106	-103 <b>-101</b>	dBc/Hz
		@ 100 kHz offset		-115	-113 <b>-111</b>	dBc/Hz
		@ 1 MHz offset			-135 <b>-133</b>	dBc/Hz
	2 <sup>nd</sup> Harmonic Suppression				-25	dBc

- (1) All limits are ensured. All electrical characteristics having room temperature limits are tested during production with T<sub>A</sub> = 25 °C or correlated using Statistical Quality Control (SQC) methods. All hot and cold limits are ensured by correlating the electrical characteristics to process and temperature variations and applying statistical process control.
- (2) RF PLL and VCO in PDC800 mode.
- (3) RF PLL and VCO in PDC1500 mode.
- (4) The reference frequency must be programmed using the OSC\_FREQ control bit. For other reference frequencies, please contact National Semiconductor.
- (5) For other frequency ranges, please contact National Semiconductor.
- (6) Lock time is defined as the time difference between the beginning of the frequency transition and the point at which the frequency remains within +/-1 kHz of the final frequency.
- (7) Lock time specification also applies to power up with MICROWIRE serial interface.
- (8) Lock time is defined as the time difference between the beginning of the frequency transition and the point at which the frequency remains within +/-3 kHz of the final frequency.

Submit Documentation Feedback

Copyright © 2004, Texas Instruments Incorporated

# Electrical Characteristics<sup>(1)</sup> (continued)

 $(V_{IN} = 2.8 \text{ V}, \text{ refer to Typical Application Circuit; Limits in standard typeface are for } T_A = 25 \,^{\circ}\text{C}; \text{ Limits in } \textbf{boldface} \text{ type apply over the operating temperature range from -20 } ^{\circ}\text{C} \leq T_A \leq 75 \,^{\circ}\text{C} \text{ unless otherwise noted.})$ 

Symbol	Parameter	Condition	Min	Тур	Max	Units
	3 <sup>rd</sup> Harmonic Suppression	OB_CRL [1:0] = 11, 10, 01			-20	dBc
		OB_CRL [1:0] = 00			-14 <b>-11</b>	dBc
	Spurious Tones	@ ≤ 25 kHz offset			-45	dBc
		@ 25 kHz < offset ≤ 50 kHz			-60	dBc
		@ 50 kHz < offset ≤ 100 kHz			-69	dBc
		@ offset > 100 kHz			-75	dBc
RF2 VCO	FOR PDC800			II.		I.
f <sub>RF2out</sub>	Frequency Range <sup>(5)</sup>	RF2 VCO for PDC800	633.15		768.00	MHz
P <sub>RF2out</sub>	Output Power	OB_CRL [1:0] = 11	-6	-3	0	dBm
PRF2out		OB_CRL [1:0] = 10	-9	-6	-3	dBm
		OB_CRL [1:0] = 01	-11	-8	-5	dBm
		OB_CRL [1:0] = 00	-15	-12	-9	dBm
	Lock Time	Full frequency span within each band in High Speed Mode (HS = 1).			<b>300</b> <sup>(6)</sup>	μs
		Between bands High Speed Mode (HS = 1).			<b>300</b> <sup>(6)</sup>	μs
		Full frequency span within each			<b>500</b> <sup>(6)</sup>	μs
		band in Normal Mode (HS = 0). (7)			<b>375</b> (8)	μs
		Between bands in Normal Mode			<b>500</b> <sup>(6)</sup>	μs
		(HS=0).			<b>400</b> <sup>(8)</sup>	μs
	RMS Phase Error			1.3		degrees
L(f) <sub>RF2out</sub>	Phase Noise when RF2 VCO for PDC800 is activated in Normal Mode	@ 25 kHz offset		-95	-93 <b>-91</b>	dBc/Hz
	(HS=0).	@ 50 kHz offset		-106	-103 <b>-101</b>	dBc/Hz
		@ 100 kHz offset		-115	-113 <b>-111</b>	dBc/Hz
		@ 1 MHz offset			-135 <b>-133</b>	dBc/Hz
	2 <sup>nd</sup> Harmonic Suppression				-25	dBc
	3 <sup>rd</sup> Harmonic Suppression	OB_CRL[1:0] = 11, 10, 01			-20	dBc
		OB_CRL[1:0] = 00			-14 <b>-11</b>	dBc
	Spurious Tones	@ ≤ 25 kHz offset			-45	dBc
		@ 25 kHz < offset ≤ 50 kHz			-60	dBc
		@ 50 kHz < offset ≤ 100 kHz			-69	dBc
		@ offset > 100 kHz			-75	dBc
DIGITAL II	NTERFACE (DATA, CLK, LE, LD, CE, BS)					
V <sub>IH</sub>	High-Level Input Voltage		0.8 V <sub>CC</sub>		V <sub>CC</sub>	V
			$0.8~V_{DD}$		$V_{DD}$	V
V <sub>IL</sub>	Low-Level Input Voltage		-0.3		0.2 V <sub>CC</sub>	V
			-0.3		0.2 V <sub>DD</sub>	V
I <sub>IH</sub>	High-Level Input Current		-10		10	μA
I <sub>IL</sub>	Low-Level Input Current		-10		10	μA
	Input Capacitance			3		pF
	Rise/Fall Time			30		ns

SNWS012B-MAY 2004-REVISED MAY 2004



# Electrical Characteristics<sup>(1)</sup> (continued)

 $(V_{IN} = 2.8 \text{ V}, \text{ refer to Typical Application Circuit; Limits in standard typeface are for } T_A = 25 \,^{\circ}\text{C}; \text{ Limits in } \textbf{boldface} \text{ type apply over the operating temperature range from -20 } ^{\circ}\text{C} \leq T_A \leq 75 \,^{\circ}\text{C} \text{ unless otherwise noted.})$ 

Symbol	Parameter	Condition	Min	Тур	Max	Units
$V_{OH}$	High-Level Output Voltage		V <sub>CC</sub> - 0.4			V
			V <sub>DD</sub> - 0.4			V
V <sub>OL</sub>	Low-Level Output Voltage				0.4	V
	Output Capacitance				5	pF
MICROWI	RE INTERFACE TIMING	•			•	•
t <sub>CS</sub>	Data to Clock Set Up Time		50			ns
t <sub>CH</sub>	Data to Clock Hold Time		10			ns
t <sub>CWH</sub>	Clock Pulse Width HIGH		50			ns
t <sub>CWL</sub>	Clock Pulse Width LOW		50			ns
t <sub>DS</sub>	Latch Enable LOW to Data Set Up Time		50			ns
t <sub>ES</sub>	Clock to Latch Enable Set Up Time		50			ns
t <sub>EW</sub>	Latch Enable Pulse Width		50			ns

# **MICROWIRE Interface Timing Diagram**





Figure 2. MICROWIRE Interface Timing Diagram

Submit Documentation Feedback

**RUMENTS** 

# Typical Performance Characteristics (1)



The frequency range is defined as the difference between the highest frequency and the lowest frequency of a given unit. For a chosen external inductance, the typical frequency range equals the difference between the Typical Maximum Frequency and the Typical Minimum Frequency. Typical frequency range may be assumed on any unit with that chosen external inductance, even if the unit has worst case Maximum Frequency or worst case Minimum Frequency.

Figure 3. RF2 VCO Tuning Range vs. External Inductance V<sub>IN</sub> = 2.8 V

Typical performance characteristics do not ensure specific performance limits. For ensured specifications, refer to the Electrical Characteristics section.



#### **FUNCTIONAL DESCRIPTION**

## **GENERAL**

The LMX2525 is a highly integrated frequency synthesizer system for Japan PDC wireless communication systems. The LMX2525 supports dual band operation for 800 MHz and 1500 MHz.

The LMX2525 includes all functional blocks for the RF PLL including RF VCOs, frequency dividers, PFDs, and loop filters. Only external passive elements for the RF2 VCO tank and supply bypassing are required to complete the RF synthesizer.

The LMX2525 uses a patent pending Fractional-N synthesizer architecture based on a delta sigma modulator to support fine frequency resolution. Four of the most common reference frequencies for PDC applications, 12.6 MHz, 14.4 MHz, 25.2 MHz and 26.0 MHz, are supported. The unique feature of this architecture is its low spurious modulation effect.

The use of a fractional synthesizer based on a delta sigma modulator allows for faster lock and system set-up times, which reduces system power consumption. The loop filter is included on chip to minimize the external noise coupling and to reduce the form factor applicable to the board level application. Only one of the two RF VCOs is activated at a given time, and each output is provided through its own output pin.

## **RF PLL SECTION**

## **Frequency Selection**

The divide ratio can be calculated using the following equations:

$$f_{VCO} = \{8 \text{ x RF\_B} + \text{RF\_A} + (\text{RF\_FN} / \text{FD})\} \text{ x } (f_{OSC} / \text{R}) \text{ where } (\text{RF\_A} < \text{RF\_B}) \text{ for PDC1500}$$
 
$$f_{VCO} = \{4 \text{ x RF\_B} + \text{RF\_A} + (\text{RF\_FN} / \text{FD})\} \text{ x } (f_{OSC} / \text{R}) \text{ where } (\text{RF\_A} < \text{RF\_B}) \text{ for PDC800}$$
 
$$.$$

#### where

- f<sub>VCO</sub>: Output frequency of voltage controlled oscillator (VCO)
- RF\_B: Preset divide ratio of binary 4-bit programmable counter (2 ≤ RF\_B ≤ 15)
- RF\_A: Preset divide ratio of binary 3-bit swallow counter (0 ≤ RF\_A ≤ 7 for PDC1500 and 0 ≤ RF\_A ≤ 3 for PDC800)
- RF\_FN: Preset numerator of binary 10-bit modulus counter (0 ≤ RF\_FN < FD)
- FD: Preset denominator for modulus counter (FD =  $f_{OSC}/(R \times f_{CH})$ ) where  $f_{CH}$  is the channel spacing)
- f<sub>OSC</sub>: Reference oscillator frequency
- R: Internal reference oscillator frequency divider (1 for 12.6 MHz and 14.4 MHz, 2 for 25.2 MHz and 26.0 MHz)

The denominator, FD, in the above equation is dependent on the channel spacing and reference oscillator frequency. The channel spacing will change based on the Rx/Tx and BS bits. Table 8 in the R0 Register section summarizes the values of FD.

## **VCO Frequency Tuning**

The center frequency of the RF VCOs are determined by the resonant frequency of the tank circuit, illustrated in Figure 4. With an internal fixed bonding-wire inductor and an external inductance, the center frequency of the VCO is given as follows:

$$f_{center} = \frac{1}{2\pi\sqrt{(L_{fixed} + L_{external}) \cdot C_{total}}}$$

where C<sub>total</sub> is the total capacitance of the VCO, including the parasitic capacitance and the nominal self-tuning capacitance. Note, the external inductance consists of the PCB traces and lumped element inductor. The output frequency tuning range can be optimized for the specific application by selecting the appropriate external inductance. Refer to RF2 VCO Tuning Range vs. External Inductance plot to aid in selecting the appropriate external inductance. Care should be taken to ensure proper frequency coverage when choosing the tolerance of the lumped element inductor. For the 1500 MHz band, the internal bonding-wires provide the necessary inductance to set the VCO center frequency.






Figure 4. External Inductor Connection

In real implementation, the inductance of  $L_{\text{fixed}}$  and  $L_{\text{external}}$  can vary from its nominal value. The LMX2525 utilizes a built-in tracking algorithm to compensate for variations up to  $\pm 15\%$  and tunes the VCO to the required frequency. During the frequency acquisition period, the loop bandwidth is extended to achieve the frequency lock. After the frequency lock, the loop bandwidth of the PLL is set to the nominal value and the phase lock is achieved. The transition between the two operating modes is very smooth and extremely fast to meet the stringent PDC requirements for lock time and phase noise.

## **POWER DOWN MODE**

The LMX2525 includes the power down mode to reduce the power consumption. The LMX2525 enters the power down mode either by taking the CE pin LOW or by setting the RF\_PD bit in the R0 register. If the CE pin is set LOW, the circuit is powered down regardless of the register values. When the CE pin is HIGH, the RF\_PD bit controls power to the RF circuitry. Data can be written to the registers even when the CE pin is set LOW. The following truth table summarizes the power down logic.

**Table 1. Power Down Modes** 

CE Pin	RF_PD Bit	Mode
HIGH	0	Active
HIGH	1	Not Active
LOW	0	Not Active
LOW	1	Not Active

# **BAND SELECT MODE**

The BS pin and BS bit can be used to select one of the two RF VCO outputs. When using the BS pin, the BS bit must be set to 0, and when using the BS bit, the BS pin must be tied to ground. When using the BS pin, the state of the input must exceed the minimum band select set up time prior to the LE signal transition. The truth table summarizing the band select logic is as follows:

**Table 2. Band Select Modes** 

BS Pin	BS Bit	Mode
HIGH	0	PDC1500
LOW	0	PDC800
LOW	1	PDC1500

#### LOCK DETECT MODE

The LD output can be used to indicate the lock status of the PLL. Bit 6 in Register R1 determines the signal that appears on the LD pin. When the PLL is not locked, the LD pin remains LOW. After obtaining phase lock, the LD pin will have a logical HIGH level. The LD output is always LOW when the LD register bit is 0 and in power down mode.








LD Bit	Mode
0	Disable (GND)
1	Enable

# **Table 4. Lock Detect Logic**

RF PLL Section	LD Output
Locked	HIGH
Not Locked	LOW



- A. LD output becomes LOW when the phase error is larger than t<sub>W2</sub>.
- B.  $\,$  LD output becomes HIGH when the phase error is less than  $t_{W1}$  for four or more consecutive cycles.
- C. Phase Error is determined on the leading edge. Only errors greater than  $t_{W1}$  and  $t_{W2}$  are labeled.
- D.  $t_{W1}$  is 5 ns for PDC1500 and 10 ns for PDC800.  $t_{W2}$  is 10 ns for both bands.
- E. The lock detect comparison occurs with every  $64^{th}$  cycle of  $f_R$  and  $f_N$ .

Figure 5. Lock Detect Timing Diagram Waveform




Figure 6. Lock Detect Flow Diagram

# **LOCKING MODES**

Two frequency-locking modes are provided: a Normal mode and a High Speed mode for faster lock times. The HS bit in register R0 controls the locking mode.

**Table 5. Locking Modes** 

HS Bit	Mode
0	Normal mode
1	High Speed mode

# **MICROWIRE INTERFACE**

The programmable register set is accessed via the MICROWIRE serial interface. The interface is comprised of three signal pins: CLK, DATA, and LE (Latch Enable). Serial data is clocked into the 24-bit shift register on the rising edge of the clock. The last bits decode the internal control register address. When the latch enable (LE) transitions from LOW to HIGH, data stored in the shift registers is loaded into the corresponding control register. The data is loaded MSB first.

TEXAS INSTRUMENTS

SNWS012B-MAY 2004-REVISED MAY 2004

www.ti.com

# **Programming Description**

# **GENERAL PROGRAMMING INFORMATION**

The serial interface has a 24-bit shift register to store the incoming data bits temporarily. The incoming data is first loaded into the shift register from MSB to LSB. The data is shifted at the rising edge of the clock signal. When the latch enable signal transitions from LOW to HIGH, the data stored in shift register is transferred to the proper register depending on the address bit setting. The selection of the particular register is determined by the control bits indicated in boldface text.

At initial start-up, the MICROWIRE loading requires three default words (registers R2, loaded first, to R0, loaded last). After the device has been initially programmed, the RF VCO frequency can be changed using a single register (R0).

The control register content map describes how the bits within each control register are allocated to the specific control functions.



www.ti.com SNWS012B-MAY 2004-REVISED MAY 2004

# Table 6. COMPLETE REGISTER MAP(1)(2)

Regi	MSB									5	HIFT R	EGISTI	ER BIT	LOCAT	ION									LSB
ster 2	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R0 (Defa ult)	RX/ TX	RF_ PD	HS	0	BS			F_B 3:0]	•		RF_ <i>F</i> [2:0]				,			F_FN [9:0]	•	-		•	0	0
R1 (Defa ult)	SPI_ DEF	0	0	1	0	0	1	0	1	0	0	0	0	0	0	1	0	LD	OB_ CRL [1:0]		OSC FRE [1:0]	Q	0	1
R2 (Defa ult)	1	1	0	0	1	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	1	1	0
R3	1	0	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	1	1	0	1	1
R4	0	0	0	0	0	0	1	1	1	0	1	0	0	0	1	1	0	0	1	0	0	1	1	1
R5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

<sup>(1)</sup> Note: R0 control register will be used when hot start frequency change.(2) Note:Boldface text represent address bits.



#### **R0 REGISTER**

The R0 register address bits (R0 [1:0]) are "00".

The Rx/Tx bit selects between receive and transmit modes and, in conjunction with the band select bit (BS), the channel spacing to be synthesized.

The RF\_PD bit selects the power down mode of the RF PLL and selected VCO.

The HS bit selects between normal and high speed locking mode.

The BS bit determines which of the two internal VCOs (PDC800 or PDC1500) is active.

The RF N counter consists of the 4-bit programmable counter (RF\_B counter), the 3-bit swallow counter (RF\_A counter) and the 10-bit delta sigma modulator (RF\_FN counter). The equations for calculating the counter values are presented below.

#### Table 7. R0 REGISTER

Register	MS B								5	SHIFT	REG	ISTE	R BIT	LOC	ATIC	N								LS B
	23																0							
		Data Field Addr Field																						
R0 (Default)	RX/ TX															0	0							

Name	Functions
RX/TX	RX/TX Mode 0 = Rx 1 = Tx
RF_PD	Power Down of RF Synthesizer  0 = RF synthesizer on (Active mode)  1 = RF synthesizer powered down
HS	Locking Mode 0 = Normal Mode 1 = High Speed Mode
BS	Band Select 1 = RF1 VCO (PDC1500) 0 = RF2 VCO (PDC800)
RF_B [3:0]	RF_B Counter 4-bit programmable counter 0 ≤ RF_B ≤ 15 for both bands
RF_A [2:0]	RF_A Counter 3-bit swallow counter $0 \le RF_A \le 7$ for PDC1500 $0 \le RF_A \le 3$ for PDC800
RF_FN [9:0]	RF_FN Counter 10-bit modulus counter 0 ≤ RF_FN < FD See Table 8 for FD values.

Counter Name	Symbol	Functions
Modulus Counter	RF_FN	RF N Divider
Programmable Counter	RF_B	N = 8 x RF_B + RF_A + RF_FN/FD (PDC1500)
Swallow Counter	RF_A	N = 4 x RF_B + RF_A + RF_FN/FD (PDC800)

SNWS012B-MAY 2004-REVISED MAY 2004

#### **PULSE SWALLOW FUNCTION**

 $f_{VCO} = \{8 \text{ x RF}\_B + RF\_A + (RF\_FN / FD)\} \text{ x } f_{OSC} / R \text{ where } (RF\_A < RF\_B) \text{ for PDC1500}$ 

 $f_{VCO} = \{4 \text{ x RF\_B} + \text{RF\_A} + (\text{RF\_FN} / \text{FD})\} \text{ x } f_{OSC} / \text{R where } (\text{RF\_A} < \text{RF\_B}) \text{ for PDC800}$ 

f<sub>VCO</sub>: Output frequency of voltage controlled oscillator (VCO)

RF\_B: Preset divide ratio of binary 4-bit programmable counter (2 ≤ RF\_B≤ 15)

RF\_A: Preset divide ratio of binary 3-bit swallow counter ( $0 \le RF_A \le 7$  for PDC1500 and  $0 \le RF_A \le 3$  for PDC800)

RF\_FN: Preset numerator of binary 10-bit modulus counter (0 ≤ RF\_FN < FD)

FD: Preset denominator for modulus counter (FD =  $f_{OSC}/(R \times f_{CH})$ ) where  $f_{CH}$  is the channel spacing)

f<sub>OSC</sub>: Reference oscillator frequency

R: Internal reference oscillator frequency divider

OSC_FREQ [1:0]	Reference Oscillator Frequency (MHz)	R Divider
00	12.6	1
01	14.4	1
10	25.2	2
11	26.0	2

The value of the denominator (FD) is depended on the channel spacing and reference oscillator frequency. Table 8 summarizes the denominator values based on the settings of the Rx/Tx, BS, and OSC\_FREQ [1:0] bits.

**Table 8. Demonimator Values** 

Rx/Tx	BS	OSC_FREQ [1:0]	Reference Oscillator Frequency (MHz)	R	f <sub>CH</sub> (kHz)	Denominator(FD)
0	0	00	12.6	1	25.0	504
0	0	01	14.4	1	25.0	576
0	0	10	25.2	2	25.0	504
0	0	11	26.0	2	25.0	520
0	1	00	12.6	1	25.0	504
0	1	01	14.4	1	25.0	576
0	1	10	25.2	2	25.0	504
0	1	11	26.0	2	25.0	520
1	0	00	12.6	1	20.0	630
1	0	01	14.4	1	20.0	720
1	0	10	25.2	2	20.0	630
1	0	11	26.0	2	20.0	650
1	1	00	12.6	1	22.22	567
1	1	01	14.4	1	22.22	648
1	1	10	25.2	2	22.22	567
1	1	11	26.0	2	22.22	585

#### **R1 REGISTER**

The R1 register address bits (R1 [1:0]) are "01".

The SPI\_DEF bit allows for the programming of words R3 to R5. Under most circumstances, the SPI\_DEF bit should be set to 1.

The LD bit sets the function of the lock detect pin. Enabling the lock detect function provides a digital lock detect output of the active RF synthesizer at the LD pin.



The OB\_CRL [1:0] bits determine the power level of the RF output buffer. The power level can be adjusted to best meet the system requirement. Refer to the Electrical Characteristics section for power output specifications.

The reference frequency selection bits, OSC\_FREQ [1:0], are used to set the reference clock and R divider for use with one of the following reference frequencies: 12.6 MHz, 14.4 MHz, 25.2 MHz or 26.0 MHz. The LMX2525 uses the OSC\_FREQ bits along with the BS and RX/TX bits to determine the correct divide ratios needed to meet the required channel spacing for the mode of operation selected. Refer to Table 8 for a summary of denominator values.

## Table 9. R1 REGISTER

MS B								5	SHIFT	REG	ISTE	R BIT	LOC	ATIO	N								LS B
23	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Data Field															0							
	Data Field Addre Field																						
_	0	0	1	0	0	1	0	1	0	0	0	0	0	0	1	0	LD	CRL	_	FRE	ΕQ	0	1
	<b>B 23</b> SPI -	B 23 22 SPI 0 -	B 23 22 21 SPI 0 0 -	B 23 22 21 20 SPI 0 0 1 -	B	B     23     22     21     20     19     18       SPI 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	B     23     22     21     20     19     18     17       SPI 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0	B     23 22 21 20 19 18 17 16       SPI 0     0     1     0     0     1     0	B     23     22     21     20     19     18     17     16     15         SPI     0     0     1     0     0     1     0     1	B     23 22 21 20 19 18 17 16 15 14       SPI 0     0     1     0     0     1     0     1     0	B       23     22     21     20     19     18     17     16     15     14     13       Data         SPI     0     0     1     0     0     1     0     0	B           23         22         21         20         19         18         17         16         15         14         13         12           Data Field           SPI         0         0         1         0         1         0         0         0         0	B       23     22     21     20     19     18     17     16     15     14     13     12     11       Data Field         SPI     0     0     1     0     1     0     0     0     0	B       23     22     21     20     19     18     17     16     15     14     13     12     11     10       Data Field             SPI         0         0         1         0         1         0 <th>B       23     22     21     20     19     18     17     16     15     14     13     12     11     10     9       Data Field             SPI         0         0         1         0         1         0</th> <th>B       23     22     21     20     19     18     17     16     15     14     13     12     11     10     9     8       Data Field             SPI         0         0         1         0         1         0         0         0         0         0         0         1</th> <th>B       23     22     21     20     19     18     17     16     15     14     13     12     11     10     9     8     7       Data Field         SPI     0     0     1     0     1     0     0     0     0     0     0     1     0</th> <th>B       23     22     21     20     19     18     17     16     15     14     13     12     11     10     9     8     7     6       Data Field         SPI     0     0     1     0     1     0     0     0     0     0     0     1     0     LD</th> <th>B                                      </th> <th>B                                      </th> <th>B                                      </th> <th>B                                      </th> <th>B                                      </th>	B       23     22     21     20     19     18     17     16     15     14     13     12     11     10     9       Data Field             SPI         0         0         1         0         1         0	B       23     22     21     20     19     18     17     16     15     14     13     12     11     10     9     8       Data Field             SPI         0         0         1         0         1         0         0         0         0         0         0         1	B       23     22     21     20     19     18     17     16     15     14     13     12     11     10     9     8     7       Data Field         SPI     0     0     1     0     1     0     0     0     0     0     0     1     0	B       23     22     21     20     19     18     17     16     15     14     13     12     11     10     9     8     7     6       Data Field         SPI     0     0     1     0     1     0     0     0     0     0     0     1     0     LD	B	B	B	B	B

Name	Functions
SPI_DEF	Default Register Selection 0 = OFF (Use values set in R0 to R5) 1 = ON (Use default values set in R0 to R2)
LD	Lock Detect 0 = Disable (GND) 1 = Enable
OB_CRL [1:0]	Output Buffer Control 00 = Minimum Output Power 01 = 10 = 11 = Maximum Output Power
OSC_FREQ [1:0]	Reference Frequency Selection 00 = 12.6 MHz 01 = 14.4 MHz 10 = 25.2 MHz 11 = 26.0 MHz

#### **R2 REGISTER**

The R2 register address bits (R2 [1:0]) are "10".

#### Table 10. R2 REGISTER

Register	MS B								5	HIFT	REG	ISTEI	R BIT	LOC	ATIO	N								LS B
	23	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														0								
		Data Field															Add Field	lress d						
R2 (Default)	1	1	0	0	1	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	1	1	0



SNWS012B-MAY 2004-REVISED MAY 2004

## **R3 REGISTER**

The R3 register address bits (R3 [2:0]) are "011". This register is only written to if the SPI\_DEF bit is set to 0.

## Table 11. R3 REGISTER

Register	MS B								S	HIFT	REG	ISTE	R BIT	LOC	ATIO	N								LS B
	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										Da	ta Fi	eld										Add Field		
R3	1	0	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	1	1	0	1	1

# **R4 REGISTER**

The R4 register address bits (R4 [3:0]) are "0111". This register is only written to if the SPI\_DEF bit is set to 0.

## Table 12. R4 REGISTER

Register	MS B								S	HIFT	REG	ISTEI	R BIT	LOC	ATIO	N								LS B
	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										Data	Field										Add	ress	Field	
R4	0	0	0	0	0	0	1	1	1	0	1	0	0	0	1	1	0	0	1	0	0	1	1	1

# **R5 REGISTER**

The R5 register address bits (R5 [4:0]) are "01111". This register is only written to if the SPI\_DEF bit is set to 0.

# Table 13. R5 REGISTER

Register	MS B								S	HIFT	REG	ISTE	R BIT	LOC	ATIO	N								LS B
	23	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														0								
									Da	ata Fi	eld							•	•	Add	ress	Field		
R5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

# Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>