SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

- High-Performance Static CMOS Technology
- TMS470R1x 16/32-Bit RISC Core (ARM7TDMI™)
 - 24-MHz System Clock (48-MHz Pipeline Mode)
 - Independent 16/32-Bit Instruction Set
 - Open Architecture With Third-Party Support
 - Built-In Debug Module
- Integrated Memory
 - 256K-Byte Program Flash
 - One Bank With 10 Contiguous Sectors
 - 16K-Byte Static RAM (SRAM)
- Operating Features
 - Core Supply Voltage (V_{CC}): 1.70 V 2.06 V
 - I/O Supply Voltage (V_{CCIO}): 3.0 V 3.6 V
 - Low-Power Modes: STANDBY and HALT
 - Industrial/Automotive Temperature Ranges
- 470+ System Module
 - 32-Bit Address Space Decoding
 - Bus Supervision for Memory/Peripherals
 - Digital Watchdog (DWD) Timer
 - Enhanced Real-Time Interrupt (RTI)
 - System Integrity and Failure Detection
- Zero-Pin Phase-Locked Loop (ZPLL)-Based Clock Module With Prescaler
 - Multiply-by-4 or -8 Internal ZPLL Option
 - ZPLL Bypass Mode
- Six Communication Interfaces:
 - Serial Peripheral Interface (SPI)
 - 255 Programmable Baud Rates
 - Two Serial Communication Interfaces (SCIs)
 - 2²⁴ Selectable Baud Rates
 - Asynchronous/Isosynchronous Modes
 - Two Standard CAN Controllers (SCC)
 - 16-Mailbox Capacity
 - Fully Compliant With CAN Protocol, Version 2.0B
 - Multi-Buffered Serial Peripheral Interface (MibSPI)
 - 64-Word Buffer
 - Eight Chip Selects

- High-End Timer (HET)
 - 10 Programmable I/O Channels:
 - 7 High-Resolution Pins
 - High-Resolution Share Feature (XOR)
 - High-End Timer RAM
 - 128-Instruction Capacity
- External Clock Prescale (ECP) Module
 - Programmable Low-Frequency External Clock (CLK)
- 16-Channel 10-Bit Multi-Buffered ADC (MibADC)
 - 64-Word FIFO Buffer
 - Single- or Continuous-Conversion Modes
 - 1.55 μs Minimum Sample and Conversion
 Time
 - Calibration Mode and Self-Test Features
- 13 Dedicated General-Purpose I/O (GIO) Pins and 38 Additional Peripheral I/Os
- Eight External Interrupts
- Flexible Interrupt Handling
- Compatible ROM Device (Planned)
- On-Chip Scan-Base Emulation Logic,
 IEEE Standard 1149.1[†] (JTAG) Test-Access Port
- 100-Pin Plastic Low-Profile Quad Flatpack
- Development System Support Tools Available
 - Code Composer Studio[™] Integrated Development Environment (IDE)
 - HET Assembler and Simulator
 - Real-Time In-Circuit Emulation
 - Flash Programming



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Code Composer Studio is a trademark of Texas Instruments.


ARM7TDMI is a trademark of Advanced RISC Machines Limited (ARM).

All trademarks are the property of their respective owners.

† The test-access port is compatible with the IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port and Boundary Scan Architecture specification. Boundary scan is not supported on this device.



TMS470R1VF448 100-PIN PZ PACKAGE (TOP VIEW)



SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

description

The TMS470R1VF448[†] device is a member of the Texas Instruments TMS470R1x family of general-purpose16/32-bit reduced instruction set computer (RISC) microcontrollers. The VF448 microcontroller offers high performance utilizing the high-speed ARM7TDMI 16/32-bit RISC central processing unit (CPU), resulting in a high instruction throughput while maintaining greater code efficiency. The ARM7TDMI 16/32-bit RISC CPU views memory as a linear collection of bytes numbered upwards from zero. The TMS470R1VF448 utilizes the bigendian format where the most significant byte of a word is stored at the lowest numbered byte and the least significant byte at the highest numbered byte.

High-end embedded control applications demand more performance from their controllers while maintaining low costs. The VF448 RISC core architecture offers solutions to these performance and cost demands while maintaining low power consumption.

The VF448 device contains the following:

- ARM7TDMI 16/32-Bit RISC CPU
- TMS470R1x system module (SYS) with 470+ enhancements
- 256K-byte flash
- 16K-byte SRAM
- Zero-pin phase-locked loop (ZPLL) clock module
- Digital watchdog (DWD) timer
- Real-time interrupt (RTI) module
- Multi-buffered serial peripheral interface (MibSPI) module
- Serial peripheral interface (SPI) module
- Two serial communications interface (SCI) modules
- Two standard CAN controllers (SCC)
- 10-bit multi-buffered analog-to-digital converter (MibADC), with 16 input channels
- High-end timer (HET) controlling 10 I/Os
- External Clock Prescale (ECP)
- Up to 51 I/O pins

The functions performed by the 470+ system module (SYS) include: address decoding; memory protection; memory and peripherals bus supervision; reset and abort exception management; prioritization for all internal interrupt sources; device clock control; and parallel signature analysis (PSA). The enhanced real-time interrupt (RTI) module on the VF448 has the option to be driven by the oscillator clock. The digital watchdog (DWD) is a 25-bit resettable decrementing counter that provides a system reset when the watchdog counter expires. This data sheet includes device-specific information such as memory and peripheral select assignment, interrupt priority, and a device memory map. For a more detailed functional description of the SYS module, see the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

The VF448 memory includes general-purpose SRAM supporting single-cycle read/write accesses in byte, half-word, and word modes.

The flash memory on this device is a nonvolatile, electrically erasable and programmable memory implemented with a 32-bit-wide data bus interface. The flash operates with a system clock frequency of up to 24 MHz. When in pipeline mode, the flash operates with a system clock frequency of up to 48 MHhz. For more detailed information on the flash, see the flash section of this data sheet and the *TMS470R1x F05 Flash Reference Guide* (literature number SPNU213).

† Throughout the remainder of this document, the TMS470R1VF448 device shall be referred to by either the full device name or VF448.



SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

description (continued)

The VF448 device has six communication interfaces: a MibSPI, an SPI, two SCIs, and two SCCs. The MibSPI is a high-speed synchronous serial input/output port that allows a serial bit stream of programmed length to be shifted into and out of the device at a programmed bit-transfer rate. The SPI provides a convenient method of serial interaction for high-speed communications between similar shift-register type devices. The SCI is a fullduplex, serial I/O interface intended for asynchronous communication between the CPU and other peripherals using the standard Non-Return-to-Zero (NRZ) format. The SCC uses a serial, multimaster communication protocol that efficiently supports distributed real-time control with robust communication rates of up to 1 megabit per second (Mbps). The SCC is ideal for applications operating in noisy and harsh environments (e.g., automotive and industrial fields) that require reliable serial communication or multiplexed wiring. For more information on the MibSPI peripheral, see the TMS470R1x Multi-Buffered Serial Peripheral Interface (MibSPI) Reference Guide (literature number SPNU217). For more detailed functional information on the SPI, SCI, and SCC peripherals, see the specific reference guides (literature numbers SPNU195, SPNU196, and SPNU197).

The HET is an advanced intelligent timer that provides sophisticated timing functions for real-time applications. The timer is software-controlled, using a reduced instruction set, with a specialized timer micromachine and an attached I/O port. The HET can be used for compare, capture, or general-purpose I/O. It is especially well suited for applications requiring multiple sensor information and drive actuators with complex and accurate time pulses. For more detailed functional information on the HET, see the TMS470R1x High-End Timer (HET) Reference Guide (literature number SPNU199). The VF448 HET peripheral contains the XOR-share feature. This feature allows two adjacent HET high-resolution channels to be sired together, making it possible to output smaller pulses than a standard HET. For more detailed information on the HET XOR-share feature, see the TMS470R1x High-End Timer (HET) Reference Guide (literature number SPNU199).

The VF448 device has one 10-bit-resolution, sample-and-hold MibADC. Each of the MibADC channels can be converted individually or can be grouped by software for sequential conversion sequences. There are three separate groupings, two of which can be triggered by an external event. Each sequence can be converted once when triggered or configured for continuous conversion mode. For more detailed functional information on the MibADC, see the TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide (literature number SPNU206).

The zero-pin phase-locked loop (ZPLL) clock module contains a phase-locked loop, a clock-monitor circuit, a clock-enable circuit, and a prescaler (with prescale values of 1-8). The function of the ZPLL is to multiply the external frequency reference to a higher frequency for internal use. The ZPLL provides ACLK[†] to the system (SYS) module. The SYS module subsequently provides system clock (SYSCLK), real-time interrupt clock (RTICLK), CPU clock (MCLK), and peripheral interface clock (ICLK) to all other VF448 device modules. For more detailed functional information on the ZPLL, see the TMS470R1x Zero-Pin Phase-Locked Loop (ZPLL) Clock Module Reference Guide (literature number SPNU212).

The VF448 device also has an external clock prescaler (ECP) module that, when enabled, outputs a continuous external clock (ECLK) on a specified GIO pin. The ECLK frequency is a user-programmable ratio of the peripheral interface clock (ICLK) frequency. For more detailed functional information on the ECP, see the TMS470R1x External Clock Prescaler (ECP) Reference Guide (literature number SPNU202).

[†] ACLK should not be confused with the MibADC internal clock, ADCLK. ACLK is the continuous system clock from an external resonator/crystal reference.




device characteristics

The VF448 device is a derivative of the F05 system emulation device SE470R1VB8AD. Table 1 identifies all the characteristics of the VF448 device except the SYSTEM and CPU, which are generic. The COMMENTS column aids the user in software-programming and references device-specific information.

Table 1. Device Characteristics

CHARACTERISTICS	DEVICE DESCRIPTION TMS470R1VF448	COMMENTS FOR VF448
	M	EMORY
For the number of memory select	-	Selection Assignment table (Table 2).
	Pipeline/Non-Pipeline	Flash is pipeline-capable
INTERNAL MEMORY	256K-Byte flash 16K-Byte SRAM	The VF448 RAM is implemented in one 16K array selected by two memory-select signals (see the Memory Selection Assignment table, Table 2).
	PER	PHERALS
		rupt Priority Table (Table 4). And for the 1K peripheral address ranges and lash Base Addresses table (Table 3).
CLOCK	ZPLL	Zero-pin PLL has no external loop filter pins.
GENERAL-PURPOSE I/Os	13 I/O	Port A has eight (8) external pins, and Port D has five (5) external pins.
ECP	YES	
SCI	1 (2-pin) 1 (3-pin)	
CAN (HECC and/or SCC)	2 SCC	Standard CAN controllers
SPI (5-pin, 4-pin or 3-pin)	1 (5-pin)	
MibSPI	1 (12-pin)	Eight chip selects Master mode only
HET with XOR Share	10 I/O	The high-resolution (HR) SHARE feature allows even HR pins to share the next higher odd HR pin structures. This HR sharing is independent of whether or not the odd pin is available externally. If an odd pin is available externally and <i>shared</i> , then the odd pin can only be used as a general-purpose I/O. For more information on HR SHARE, see the TMS470R1x High-End Timer (HET) Reference Guide (literature number SPNU199).
HET RAM	64-Instruction Capacity	
MibADC	10-bit, 16-channel 64-word FIFO	Both the logic and registers for a full 16-channel MibADC are present.
CORE VOLTAGE	1.70V - 2.06V	
I/O VOLTAGE	3.0V - 3.6V	
PINS	100	
PACKAGES	PZ	

functional block diagram





SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

Terminal Functions

TERMINA	L	INPUT	OUTDUT	INTERNAL			
NAME	PIN	VOLTAGE ^{†‡}	OUTPUT CURRENT ^{†‡}	PULLUP/	DESCRIPTION		
IVAIVIE	NO.	VOLIAGE	CORREIN	PULLDOWN§			
				HIGH-END T	, , ,		
HET[8]	55				Timer input capture or output compare. These pins can be programmed		
HET[12]	18				as general-purpose input/output (GIO) pins.		
HET[13]	17				HET[8,12,13,18,19,20,21] are high-resolution pins, and HET[24, 30:31]		
HET[18]	49				are standard-resolution pins.		
HET[19]	48			IDD (00 A)			
HET[20]	47	3.3-V	2mA	IPD (20 μA)	The high-resolution (HR) SHARE feature allows even HR pins to share the next higher odd HR pin structures. This HR sharing is independent		
HET[21]	46				of whether or not the odd pin is available externally. If an odd pin is		
HET[24]	36				available externally and shared, then the odd pin can only be used as		
HET[30]	34				a general-purpose I/O. For more information on HR SHARE, see the		
HET[31]	35				TMS470R1x High-End Timer (HET) Reference Guide (literature number SPNU199).		
	STANDARD CAN CONTROLLER 1 (SCC1)						
CAN1SRX	59	3.3-V	2mA		SCC1 receive pin or GIO pin		
CAN1STX	60	3.3-V	ZIIIA	IPU (20 μA)	SCC1 transmit pin or GIO pin		
			STANI	DARD CAN COI	NTROLLER 2 (SCC2)		
CAN2SRX	38	3.3-V	2mA		SCC1 receive pin or GIO pin		
CAN2STX	37	3.5-V			SCC1 transmit pin or GIO pin		
			(SENERAL-PUR	POSE I/O (GIO)		
GIOA[0]/INT[0]	28						
GIOA[1]/INT[1]/ ECLK	29		4mA	IPD (20 μA)	General-purpose input/output pins. GIOA[0]/INT[0] is an input-only pin. GIOA[7:0]/INT[7:0] are interrupt-capable pins. If pins GIOA[6:2] are		
GIOA[2]/INT[2]	30				not externally pulled up or down, they need to be driven as output		
GIOA[3]/INT[3]	31	3.3-V			LOW for reduced power consumption in low power mode.		
GIOA[4]/INT[4]	25		2mA				
GIOA[5]/INT[5]	24		ZIIIA		GIOA[1]/INT[1]/ECLK pin is multiplexed with the external clock-out function of the external clock prescale (ECP) module.		
GIOA[6]/INT[6]	23				Tunction of the external clock prescale (ECF) module.		
GIOA[7]/INT[7]	22			IPD (20 μA)			
GIOD[0]	16						
GIOD[1]	15				General-purpose input/output pins.If pins GIOD[2:0] are not		
GIOD[2]	14	3.3-V	2mA		externally pulled up or down, they need to be driven as output LOW for reduced power consumption in low power mode.		
GIOD[3]	13			IPD (20 μA)	2011 101 104 104 104 104 104 104 104 104		
GIOD[4]	50			ο (20 μπ)			

[†] PWR = power, GND = ground, REF = reference voltage, NC = no connect

[‡] All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high. § IPD = internal pulldown, IPU = internal pullup (all internal pullups and pulldowns are active on input pins, independent of the PORRST state.)

SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

Terminal Functions (Continued)

TERMINA	\L	INPUT	OUTPUT	INTERNAL	
NAME	PIN NO.	VOLTAGE ^{†‡}	CURRENT ^{†‡}	PULLUP/ PULLDOWN [§]	DESCRIPTION
		MU	JLTI-BUFFERE	D ANALOG-TO-	DIGITAL CONVERTER (MibADC)
ADEVT	66		2mA	IPD (20 μA)	MibADC event input. Can be programmed as a GIO pin.
ADIN[0]	75				
ADIN[1]	74				
ADIN[2]	73				
ADIN[3]	72				
ADIN[4]	71				
ADIN[5]	69				
ADIN[6]	68				
ADIN[7]	67	3.3-V			MibADC analog input pins
ADIN[8]	82				TWINDADC arraing input pins
ADIN[9]	80				
ADIN[10]	78				
ADIN[11]	76				
ADIN[12]	81				
ADIN[13]	79				
ADIN[14]	77				
ADIN[15]	70				
AD _{REFHI}	83	3.3-V REF			MibADC module high-voltage reference input
AD _{REFLO}	84	GND REF			MibADC module low-voltage reference input
V _{CCAD}	85	3.3-V PWR			MibADC analog supply voltage
V_{SSAD}	86	GND			MibADC analog ground reference
			SERIA	L PERIPHERAL	INTERFACE 2 (SPI2)
SPI2CLK	41		4mA		SPI2 clock. SPI1CLK can be programmed as a GIO pin.
SPI2ENA	44		2mA		SPI2 chip enable. Can be programmed as a GIO pin.
SPI2SCS	45		ZIIIA		SPI2 slave chip select. Can be programmed as a GIO pin.
SPI2SIMO	42	3.3-V	4mA	IPD (20 μA)	SPI2 data stream. Slave in/master out. Can be programmed as a GIO pin.
SPI2SOMI	43		4mA		SPI2data stream. Slave out/master in. Can be programmed as a GIO pin.
		М	ULTI-BUFFERI	ED SERIAL PER	IPHERAL INTERFACE (MIBSPI)
MIBSPICLK	5				MibSPI clock. SPI1CLK can be programmed as a GIO pin.
MIBSPISIMO	3	3.3-V	4mA	IPD (20 μA)	MibSPI data stream. Slave in/master out. Can be programmed as a GIO pin.
MIBSPISOMI	4	σ.σ- v		IPD (20 μA)	MibSPI data stream. Slave out/master in. Can be programmed as a GIO pin.
MIBSPIENA	1		2mA		MibSPI chip enable. Can be programmed as a GIO pin.



[†] PWR = power, GND = ground, REF = reference voltage, NC = no connect ‡ All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high.

[§] IPD = internal pulldown, IPU = internal pullup (all internal pullups and pulldowns are active on input pins, independent of the PORRST state.)

SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

Terminal Functions (Continued)

TERMINA	L	INPUT	OUTPUT	INTERNAL		
NAME	PIN NO.	VOLTAGE ^{†‡}	CURRENT ^{†‡}	PULLUP/ PULLDOWN§	DESCRIPTION	
		MULTI-BU	JFFERED SERI	AL PERIPHERAL	L INTERFACE (MIBSPI) (CONTINUED)	
MIBSPISCS[0]	2					
MIBSPISCS[1]	91]			MibSPI slave chip select. Can be programmed as a GIO pin. If pins	
MIBSPISCS[2]	97]			MIBSPISCS[4:0] are not externally pulled up or down, they to be driven as output LOW for reduced power consumpti	
MIBSPISCS[3]	98	3.3-V	2m /\		low power mode.	
MIBSPISCS[4]	99	3.3-V	2mA		·	
MIBSPISCS[5]	100	1			MibSPI slave chip select. If pins MIBSPISCS[7:5] are not externally	
MIBSPISCS[6]	19	1			pulled up or down, they need to be driven as output LOW for	
MIBSPISCS[7]	20	1			reduced power consumption in low power mode.	
			ZERO	-PIN PHASE-LO	CKED LOOP (ZPLL)	
OSCIN	8	1.8-V			Crystal connection pin or external clock input	
OSCOUT	7		1.8-V O		External crystal connection pin	
PLLDIS	51	3.3-V		IPD (100 μA)	Enable/disable the ZPLL. The ZPLL can be bypassed and the oscillator becomes the system clock. If not in bypass mode, TI recommends that this pin be connected to ground or pulled down to ground by an external resistor.	
			SERIAL C	OMMUNICATION	IS INTERFACE 1 (SCI1)	
SCI1CLK	61			IPD (20 μA)	SCI1 clock. SCI1CLK can be programmed as a GIO pin.	
SCI1RX	63	3.3-V	2mA	IPU (20 μA)	SCI1 data receive. SCI1RX can be programmed as a GIO pin.	
SCI1TX	62			1FO (20 μΑ)	SCI1 data transmit. SCI1TX can be programmed as a GIO pin.	
			SERIAL C	OMMUNICATION	IS INTERFACE 2 (SCI2)	
SCI2RX	32	3.3-V	2mA	IPU (20 μA)	SCI2 data receive. SCI2RX can be programmed as a GIO pin.	
SCI2TX	33	3.3-V	ZIIIA	Π Ο (20 μΑ)	SCI2 data transmit. SCI2TX can be programmed as a GIO pin.	
				SYSTEM MOD	OULE (SYS)	
CLKOUT	58	3.3-V	8mA	IPD (20 μA)	Bidirectional pin. CLKOUT can be programmed as a GIO pin or the output of SYSCLK, ICLK, or MCLK.	
PORRST	21	3.3-V		IPD (20 μA)	Input master chip power-up reset. External V _{CC} monitor circuitry must assert a power-on reset.	
					Bidirectional reset. The internal circuitry can assert a reset, and an external system reset can assert a device reset.	
RST	10	3.3-V	4mA	IPU (100 μA)	On this pin, the output buffer is implemented as an open drain (drives low only).	
					To ensure an external reset is not arbitrarily generated, TI recommends that an external pullup resistor be connected to this pin.	
			WATCHD	OG/REAL-TIME	INTERRUPT (WD/RTI)	
AWD		3.3-V	8mA	IPD (20 μA)	Analog watchdog reset. The AWD pin provides a system reset if the WD KEY is not written in time by the system, providing an external RC network circuit is connected. If the user is not using AWD, For more details on the external RC network circuit, see the TMS470R1x System Module Reference Guide (literature number SPNU189). The AWD signal is only connected to the pad and not to a package pin.	



[†] PWR = power, GND = ground, REF = reference voltage, NC = no connect ‡ All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high.

[§]IPD = internal pulldown, IPU = internal pullup (all internal pullups and pulldowns are active on input pins, independent of the PORRST state.)

SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

Terminal Functions (Continued)

TERMIN	IAL	INPUT	OUTPUT	INTERNAL	
NAME	PIN NO.	VOLTAGE ^{†‡}	CURRENT ^{†‡}	PULLUP/ PULLDOWN§	DESCRIPTION
				TEST/DEE	BUG (T/D)
TCK	54			IPD (20 μA)	Test clock. TCK controls the test hardware (JTAG).
TDI	52	3.3-V		IPU (20 μA)	Test data in. TDI inputs serial data to the test instruction register, test data register, and programmable test address (JTAG).
TDO	53		8mA	IPD (20 μA)	Test data out. TDO outputs serial data from the test instruction register, test data register, identification register, and programmable test address (JTAG).
TEST	27			IPD (100 μA)	Test enable. Reserved for internal use only. TI recommends that this pin be connected to ground or pulled down to ground by an external resistor.
TMS	87	0.01/		IPU (100 μA)	Serial input for controlling the state of the CPU test access port (TAP) controller (JTAG).
TMS2	88	3.3-V	4mA	IPU (100 μA)	Serial input for controlling the second TAP. TI recommends that this pin be connected to $V_{\rm CCIO}$ or pulled up to $V_{\rm CCIO}$ by an external resistor.
TRST	26			IPD (100 μA)	Test hardware reset to TAP1 and TAP2. IEEE Standard 1149-1 (JTAG) Boundary-Scan Logic. TI recommends that this pin be pulled down to ground by an external resistor.
		_		FLA	SH
FLTP1	95	NC			Flash test pad 1. For proper operation, this pin must not be connected [no connect (NC)].
FLTP2	94	NC			Flash test pad 2. For proper operation, this pin must not be connected [no connect (NC)].
V_{CCP}	96	3.3-V PWR			Flash external pump voltage (3.3 V)
			SI	UPPLY VOLTAG	GE CORE (1.8 V)
	9				
	40	1.8-V			
V _{CC}	65	PWR			Core logic supply voltage
	90	4			
	93		SUP	PLY VOLTAGE	 DIGITAL I/O (3.3 V)
	12	3.3-V	331	. I. TOLIAGE	, ,
V _{CCIO}	57	PWR			Digital I/O supply voltage
	<u> </u>	1		SUPPLY GRO	DUND CORE
	6				
	39				
V_{SS}	64	GND			Core supply ground reference
89					
	92				
	1	1		SUPPLY GROUI	ND DIGITAL I/O
V _{SSIO}	11 56	GND			Digital I/O supply ground reference
+ DM/D - nowo	ONE	DEE	, ,	o NC - no con	

[†]PWR = power, GND = ground, REF = reference voltage, NC = no connect


[‡] All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high.

[§] IPD = internal pulldown, IPU = internal pullup (all internal pullups and pulldowns are active on input pins, independent of the PORRST state.)

VF448 DEVICE-SPECIFIC INFORMATION

memory

Figure 1 shows the memory map of the VF4xB device.



NOTES: A. Memory addresses are configurable by the system (SYS) module within the range of 0x0000_0000 to 0xFFE0_0000.

Figure 1. TMS470R1VF448 Memory Map



B. The CPU registers are not a part of the memory map.

memory selects

Memory selects allow the user to address memory arrays (i.e., flash, RAM, and HET RAM) at user-defined addresses. Each memory select has its own set (low and high) of memory base address registers (MFBAHRx and MFBALRx) that, together, define the array's starting (base) address, size, and protection.

The base address of each memory select is configurable to any memory address boundary that is a multiple of the decoded block size. The decoded block size for the flash memory on this device is 0x00200000 For more information on how to control and configure these memory select registers, see the bus structure and memory sections of the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

For the memory selection assignments and the memory selected, see Table 2.

MEMORY SELECT	MEMORY SELECTED (ALL INTERNAL)	MEMORY SIZE	MPU	MEMORY BASE ADDRESS REGISTER	STATIC MEM CTL REGISTER
0 (fine)	FLASH	256K	NO	MFBAHR0 and MFBALR0	
1 (fine)	FLASH	250K	NO	MFBAHR1 and MFBALR1	
2 (fine)	RAM	4014	YES	MFBAHR2 and MFBALR2	
3 (fine)	RAM	16K [†]	YES	MFBAHR3 and MFBALR3	
4 (fine)	HET RAM	1.5K	NO	MFBAHR4 and MFBALR4	SMCR1
1 (coarse)	MihSPI RAM	0.5K	NO	MCBAHR1 and MCBALR1	SMCR4

Table 2. TMS470R1VF448 Memory Selection Assignment

RAM

The VF448 device contains 16K-bytes of internal static RAM configurable by the SYS module to be addressed within the range of 0x0000_0000 to 0xFFE0_0000. This VF448 RAM is implemented in one 16K array selected by two memory-select signals. This VF448 configuration imposes an additional constraint on the memory map for RAM; the starting addresses for both RAM memory selects *cannot* be offset from each other by the multiples of the size of the physical RAM (i.e., 16K for the VF448 device). The VF448 RAM is addressed through memory selects 2 and 3.

The RAM can be protected by the memory protection unit (MPU) portion of the SYS module, allowing the user finer blocks of memory protection than is allowed by the memory selects. The MPU is ideal for protecting an operating system while allowing access to the current task. For more detailed information on the MPU portion of the SYS module and memory protection, see the memory section of the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

F05 flash

The F05 flash memory is a nonvolatile electrically erasable and programmable memory implemented with a 32-bit-wide data bus interface. The F05 flash has an external state machine for programming and erase functions. See the *flash read* and *flash program and erase* sections below.

flash protection keys

The VF448 device provides flash protection keys. These four 32-bit protection keys prevent program/erase/compaction operations from occurring until after the four protection keys have been matched by the CPU loading the correct user keys into the FMPKEY control register. The protection keys on the VF448 are located in the last 4 words of the first 16K sector. For more detailed information on the flash protection keys and the FMPKEY control register, see the Optional Quadruple Protection Keys and Programming the Protection Keys portions of the TMS470R1x F05 Flash Reference Guide (literature number SPNU213).



[†] The starting addresses for both RAM memory-select signals *cannot* be offset from each other by a multiple of the user-defined block size in the memory-base address register.

flash read

The VF448 flash memory is configurable by the SYS module to be addressed within the range of 0x0000_0000 to 0xFFE0 0000. The flash is addressed through memory selects 0 and 1.

Note: The flash external pump voltage (V_{CCP}) is required for all operations (program, erase, and read).

flash pipeline mode

When in pipeline mode, the flash operates with a system clock frequency of up to 48 MHz, versus a system clock frequency of 24 MHz in normal mode. Flash in pipeline mode is capable of accessing 64-bit words and provides two 32-bit pipelined words to the CPU. Also, in pipeline mode the flash can be read with no wait states when memory addresses are contiguous (after the initial 1- or 2-wait-state reads).

Note: After a system reset, pipeline mode is disabled (ENPIPE bit [FMREGOPT.0] is a "0"). In other words, the VF448 device powers up and comes out of reset in non-pipeline mode. Furthermore, setting the flash configuration mode bit (GBLCTRL.4) will override pipeline mode.

flash program and erase

The VF448 device flash contains one 256K-byte memory array (or bank), and consists of ten sectors. These ten sectors are sized as follows:

SECTOR NO.	SEGMENT	LOW ADDRESS	HIGH ADDRESS	MEMORY ARRAY (OR BANK)
0	16K Bytes	0x0000_0000	0x0000_3FFF	
1	16K Bytes	0x0000_4000	0x0000_7FFF	
2	32K Bytes	0x0000_8000	0x0000_FFFF	
3	32K Bytes	0x0001_0000	0x0001_7FFF	
4	32K Bytes	0x0001_8000	0x0001_FFFF	BANK0
5	32K Bytes	0x0002_0000	0x0002_7FFF	(256K Bytes)
6	32K Bytes	0x0002_8000	0x0002_FFFF	
7	32K Bytes	0x0003_0000	0x0003_7FFF	
8	16K Bytes	0x0003_8000	0x0003_BFFF	
9	16K Bytes	0x0003_C000	0x0003_FFFF	

The minimum size for an erase operation is one sector. The maximum size for a program operation is one 16-bit word.

Note: The flash external pump voltage (V_{CCP}) is required for all operations (program, erase, and read).

Execution can occur from one bank while programming/erasing any or all sectors of another bank. However, execution cannot occur from any sector within a bank that is being programmed or erased.

For more detailed information on flash program and erase operations, see the *TMS470R1x F05 Flash Reference Guide* (literature number SPNU213).

HET RAM

The VF448 device contains HET RAM. The HET RAM has a 128-instruction capability. The HET RAM is configurable by the SYS module to be addressed within the range of 0x0000_0000 to 0xFFE0_0000. The HET RAM is addressed through memory select 4.



peripheral selects and base addresses

The VF448 device uses ten of the sixteen peripheral selects to decode the base addresses of the peripherals. These peripheral selects are fixed and transparent to the user since they are part of the decoding scheme used by the SYS module.

Control registers for the peripherals, SYS module, and flash begin at the base addresses shown in Table 3.

Table 3. VF448 Peripherals, System Module, and Flash Base Addresses

CONNECTING MODULE	ADDRE	DEDIDUEDAL CELECTO		
CONNECTING MODULE	BASE ADDRESS	ENDING ADDRESS	PERIPHERAL SELECTS	
SYSTEM	0xFFFF_FD00	0xFFFF_FFFF	N/A	
RESERVED	0xFFF8_0000	0xFFFF_FCFF	N/A	
RESERVED	0xFFF7_FE00	0xFFF7_FFFF		
RESERVED	0xFFF7_FD00	0xFFF7_FDFF	PS[0]	
HET	0xFFF7_FC00	0xFFF7_FCFF		
RESERVED	0xFFF7_F900	0xFFF7_FBFF	D6[4]	
RESERVED	0xFFF7_F800	0xFFF7_F8FF	PS[1]	
RESERVED	0xFFF7_F600	0xFFF7_F7FF		
SCI2	0XFFF7_F500	0XFFF7_F5FF	PS[2]	
SCI1	0xFFF7_F400	0xFFF7_F4FF		
RESERVED	0xFFF7_F100	0xFFF7_F3FF	Detai	
MIBADC	0xFFF7_F000	0xFFF7_F0FF	PS[3]	
ECP	0xFFF7_EF00	0xFFF7_EFFF		
RESERVED	0xFFF7_ED00	0xFFF7_EEFF	PS[4]	
GIO	0xFFF7_EC00	0xFFF7_ECFF		
RESERVED	0xFFF7_EA00	0xFFF7_EBFF	Dolei	
RESERVED	0xFFF7_E800	0xFFF7_E9FF	PS[5]	
RESERVED	0xFFF7_E600	0xFFF7_E7FF	Dolel	
RESERVED	0xFFF7_E400	0xFFF7_E5FF	PS[6]	
RESERVED	0xFFF7_E300	0xFFF7_E3FF		
SCC2	0xFFF7_E200	0xFFF7_E2FF	DC[7]	
RESERVED	0xFFF7_E100	0xFFF7_E1FF	PS[7]	
SCC1	0xFFF7_E000	0xFFF7_E0FF		
RESERVED	0xFFF7_DF00	0xFFF7_DFFF		
SCC2 RAM	0xFFF7_DE00	0xFFF7_DEFF	PS[8]	
RESERVED	0xFFF7_DD00	0xFFF7_DDFF	FS[o]	
SCC1 RAM	0xFFF7_DC00	0xFFF7_DCFF		
RESERVED	0xFFF7_D800	0xFFF7_DBFF	PS[9]	
RESERVED	0xFFF7_D700	0xFFF7_D7FF		
MIBSPI	0xFFF7_D600	0xFFF7_D6FF	PS[10]	
RESERVED	0xFFF7_D500	0xFFF7_D5FF	F3[10]	
SPI2	0xFFF7_D400	0xFFF7_D4FF		
RESERVED	0xFFF7_D000	0xFFF7_D3FF	PS[11]	
RESERVED	0xFFF7_CC00	0xFFF7_CFFF	PS[12]	
RESERVED	0xFFF7_C800	0xFFF7_CBFF	PS[13]	
RESERVED	0xFFF7_C400	0xFFF7_C7FF	PS[14]	
RESERVED	0xFFF7_C000	0xFFF7_C3FF	PS[15]	
RESERVED	0xFFF0_0000	0xFFF7_BFFF	N/A	
FLASH CONTROL REGISTERS	0xFFE8_8000	0xFFE8_807F	N/A	
MPU CONTROL REGISTERS	0xFFE8_4000	0xFFE8_4023	N/A	

interrupt priority (CIM)

The interrupt manager (CIM) portion of the SYS module manages the interrupt requests from the device modules (i.e, MibSPI, SPI2, SCI1, SCI2, SCC1, SCC2, etc.)

The CIM request channels are maskable so that individual channels can be selectively disabled. All interrupt requests can be programmed in the CIM to be of either type:

- Fast interrupt request (FIQ)
- Normal interrupt request (IRQ)

The CIM prioritizes interrupts. The precedences of request channels decrease with ascending channel order in the CIM (0 [highest] and 31 [lowest] priority). For channel priorities, and their associated modules, see Table 4.

Table 4. Interrupt Priority (CIM)

MODULES	INTERRUPT SOURCES	DEFAULT CIM INTERRUPT LEVEL/CHANNEL
Reserved		0
RTI	COMP2 interrupt	1
RTI	COMP1 interrupt	2
RTI	TAP interrupt	3
SPI2	SPI2 end-transfer/overrun	4
GIO	GIO interrupt A	5
Reserved		6
HET	HET interrupt 1	7
MibSPI	MibSPI interrupt A	8
SCI1/SCI2	SCI1 or SCI2 error interrupt	9
SCI1	SCI1 receive interrupt	10
Reserved		11
Reserved		12
SCC2	SCC2 interrupt A	13
SCC1	SCC1 interrupt A	14
MibSPI	MibSPI interrupt B	15
MibADC	MibADC end event conversion	16
SCI2	SCI2 receive interrupt	17
Reserved		18
Reserved		19
SCI1	SCI1 transmit interrupt	20
System	SW interrupt (SSI)	21
Reserved		22
HET	HET interrupt 2	23
SCC2	SCC2 interrupt B	24
SCC1	SCC1 interrupt B	25
SCI2	SCI2 transmit interrupt	26
MibADC	MibADC end Group 1 conversion	27
Reserved		28
GIO	GIO interrupt B	29
MibADC	MibADC end Group 2 conversion	30
Reserved		31

For more detailed functional information on the CIM, see the *TMS470R1x System Module Reference Guide* (literature number SPNU189).



SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

MibADC

The multi-buffered analog-to-digital converter (MibADC) accepts an analog signal and converts the signal to a 10-bit digital value.

The VF448 MibADC module can function in two modes: compatibility mode, where its programmer's model is compatible with the TMS470R1x ADC module and its digital results are stored in digital result registers; or in buffered mode, where the digital result registers are replaced with three FIFO buffers, one for each conversion group [event, group1 (G1), and group2 (G2)]. In buffered mode, the MibADC buffers can be serviced by interrupts.

MibADC event trigger enhancements

The MibADC includes two major enhancements over the event-triggering capability of the TMS470R1x ADC.

- Both group 1 and the event group can be configured for event-triggered operation, providing up to two event-triggered groups.
- The trigger source and polarity can be selected individually for both group 1 and the event group from the options identified in Table 5.

EVENT#	SOURCE SELECT BITS FOR G1 OR EVENT (G1SRC[1:0] or EVSRC[1:0])	SIGNAL PIN NAME
EVENT1	00	ADEVT
EVENT2	01	HET18
EVENT3	10	HET19
EVENT4	11	Reserved

Table 5. MibADC Event Hookup Configuration

For group 1, these event-triggered selections are configured via the group 1 source select bits (G1SRC[1:0]) in the AD event source register (ADEVTSRC.[5:4]). For the event group, these event-triggered selections are configured via the event group source select bits (EVSRC[1:0]) in the AD event source register (ADEVTSRC.[1:0]).

For more detailed functional information on the MibADC, see the *TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide* (literature number SPNU206).

SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

MibSPI

The MibSPI is a high-speed synchronous serial input/output port that allows a serial bit stream of programmed length (one to 16 bits) to be shifted into and out of the device at a programmed bit-transfer rate. The MibSPI is normally used for communication between the microcontroller and external peripherals or another microcontroller. Typical applications include interface to external I/O or peripheral expansion via devices such as shift registers, display drivers, and analog-to-digital converters.

Slave mode is not supported by the MibSPI on this device.

Table 6 shows the trigger sources for MibSPI.

Table 6. MibSPI Event Hookup Configuration

EVENT#	SOURCE SELECT BITS FOR TRIGGER SOURCES (TRGSRC[3:0])	SIGNAL PIN NAME
EVENT0	0001	GIOA[0]
EVENT1	0010	GIOA[2]
EVENT2	0011	GIOA[3]
EVENT3	0100	GIOA[4]
EVENT4	0101	HET[20]
EVENT5	0110	HET[21]
EVENT6	0111	HET[22]
EVENT7	1000	HET[23]
EVENT8	1001	HET[25]
EVENT9	1010	HET[26]
EVENT10	1011	HET[27]
EVENT11	1100	ADEVT
EVENT12	1101	N/C
EVENT13	1110	N/C
EVENT14	1111	Internal Tick Counter

SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

development system support

Texas Instruments provides extensive hardware and software development support tools for the TMS470R1x family. These support tools include:

- Code Composer Studio™ Integrated Development Environment (IDE)
 - Fully integrated suite of software development tools
 - Includes Compiler/Assembler/Linker, Debugger, and Simulator
 - Supports Real-Time analysis, data visualization, and open API
- Optimizing C compiler
 - Supports high-level language programming
 - Full implementation of the standard ANSI C language
 - Powerful optimizer that improves code-execution speed and reduces code size
 - Extensive run-time support library included
 - TMS470R1x control registers easily accessible from the C program
 - Interfaces C functions and assembly functions easily
 - Establishes comprehensive, easy-to-use tool set for the development of high-performance microcontroller applications in C/C++
- Assembly language tools (assembler and linker)
 - Provides extensive macro capability
 - Allows high-speed operation
 - Allows extensive control of the assembly process using assembler directives
 - Automatically resolves memory references as C and assembly modules are combined
- TMS470R1x CPU Simulator
 - Provides capability to simulate CPU operation without emulation hardware
 - Allows inspection and modifications of memory locations
 - Allows debugging programs in C or assembly language
- XDS emulation communication kit
 - Allows high-speed JTAG communication to the TMS470R1x emulator or target board

For more information on pricing and availability, contact the nearest TI field sales office or authorized distributor.



SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

documentation support

Extensive documentation supports all of the TMS470 microcontroller family generation of devices. The types of documentation available include: data sheets with design specifications; complete user's guides for all devices and development support tools; and hardware and software applications. Useful reference documentation includes:

Users Guides

- TMS470R1x 32-Bit RISC Microcontroller Family User's Guide (literature number SPNU134)
- TMS470R1x C/C++ Compiler User's Guide (literature number SPNU151)
- TMS470R1x Code Generation Tools Getting Started Guide (literature number SPNU117)
- TMS470R1x C Source Debugger User's Guide (literature number SPNU124)
- TMS470R1x Assembly Language Tools User's Guide (literature number SPNU118)
- TMS470R1x System Module Reference Guide (literature number SPNU189)
- TMS470R1x Serial Peripheral Interface (SPI) Reference Guide (literature number SPNU195)
- TMS470R1x Serial Communication Interface (SCI) Reference Guide (literature number SPNU196)
- TMS470R1x Controller Area Network (CAN) Reference Guide (literature number SPNU197)
- TMS470R1x High-End Timer (HET) Reference Guide (literature number SPNU199)
- TMS470R1x External Clock Prescale (ECP) Reference Guide (literature number SPNU202)
- TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide (literature number SPNU206)
- TMS470R1x Zero-Pin Phase-Locked Loop (ZPLL) Clock Module Reference Guide (literature number SPNU212)
- TMS470R1x F05 Flash Reference Guide (literature number SPNU213)
- TMS470R1x Multi-Buffered Serial Peripheral Interface (MibSPI) Reference Guide (literature number SPNU217)

Application Reports:

F05/C05 Power Up Reset and Power Sequencing Requirements (literature number SPNA009)



device numbering conventions

Figure 2 illustrates the numbering and symbol nomenclature for the TMS470R1x family.





Figure 2. TMS470R1x Family Nomenclature



device identification code register

The device identification code register identifies the silicon version, the technology family (TF), a ROM or flash device, and an assigned device-specific part number (see Table 7). The VF448 device identification code register value is 0x1A2F.

Table 7. TMS470 Device ID Bit Allocation Register



LEGEND:

For bits 3–15: R = Read only, -K = Value constant after RESET

For bits 0–2: R = Read only, -1 = Value after RESET

Bits 31:16 Reserved. Reads are undefined and writes have no effect.

Bits 15:12 VERSION. Silicon version (revision) bits

These bits identify the silicon version of the device.

Bit 11 TF. Technology Family (TF) bit

This bit distinguishes the technology family core power supply:

0 = 3.3 V for F10/C10 devices 1 = 1.8 V for F05/C05 devices

Bit 10 R/F. ROM/flash bit

This bit distinguishes between ROM and flash devices:

0 = Flash device1 = ROM device

Bits 9:3 PART NUMBER. Device-specific part number bits

These bits identify the assigned device-specific part number.

The assigned device-specific part number for the VF448 device is: 1000101.

Bits 2:0 "1" Mandatory High. Bits 2,1, and 0 are tied high by default.

SPNS111A – OCTOBER 2005 – REVISED AUGUST 2006

device part numbers

Table 8 lists all the available TMS470R1VF448 devices.

Table 8. Device Part Number

DEVICE PART	PROGRAM	MEMORY	PACKAGE TYPE	TEI	MPERATURE RANG	ES
NUMBER	ROM	FLASH EEPROM	100-PIN LQFP	-40°C TO 85°C	-40°C TO 105°C	-40°C TO 125°C
TMS470R1VF448PZA		Х	Х	Х		
TMS470R1VF448PZT		X	X		X	
TMS470R1VF448PZQ		X	Х			X

DEVICE ELECTRICAL SPECIFICATIONS AND TIMING PARAMETERS

absolute maximum ratings over operating free-air temperature range, A version (unless otherwise noted) †

Supply voltage ranges: V _{CC} (see Note 1) .		$\ldots\ldots$ -0.5 V to 2.5 V
Supply voltage ranges: V _{CCIO} , V _{CCAD} , V _{CCAD}	CP (flash pump) (see Note 1)	0.5 V to 4.1 V
Input voltage range: All input pins		
Input clamp current: I_{IK} ($V_I < 0$ or $V_I > V_{CC}$	IO)	
All pins except ADIN[$[0:15]$, \overline{PORRST} , \overline{TRST} , \overline{TEST}	and TCK $\pm 20~\text{mA}$
I_{IK} ($V_I < 0$ or $V_I > V_{CC}$	AD)	
ADIN[0:15]		
Operating free-air temperature ranges, TA:	: A version	
	T version	40°C to 105°C
	Q version	40°C to 125°C
Operating junction temperature range, T _J	A version	$. \dots40^{\circ} C$ to 115°C
	T version	-40° C to 130° C
	Q version	40°C to 150°C
Storage temperature range, T _{stg}		40°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

device recommended operating conditions[‡]

			MIN	NOM	MAX	UNIT
V _{CC}	Digital logic and flash supply voltage	e (Core)	1.70		2.06	V
ZPLLV _{CC}	ZPLL supply voltage		1.70		2.06	
V _{CCIO}	Digital logic supply voltage (I/O)		3	3.3	3.6	V
V _{CCAD}	ADC supply voltage [‡]		3	3.3	3.6	V
V_{CCP}	Flash pump supply voltage		3	3.3	3.6	V
V _{SS}	Digital logic supply ground			0		V
V _{SSAD}	MibADC supply ground		- 0.1		0.1	V
		A version	- 40		85	°C
T_A	Operating free-air temperature	T version	- 40		105	
		Q version	- 40	2.06 2.06 3 3.3 3.6 3 3.3 3.6 3 3.3 3.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	°C	
		A version	- 40		115	°C
TJ	Operating junction temperature	T version	- 40		130	°C
		Q version	- 40		150	°C

 $[\]ddagger$ All voltages are with respect to V_{SS} , except V_{CCAD} , which is with respect to V_{SSAD} .

NOTE 1: All voltage values are with respect to their associated grounds.

SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

electrical characteristics over recommended operating free-air temperature range, A version (unless otherwise noted)[†]

	PARAMETE	R	TEST CONDITIONS	MIN	TYP MAX	UNIT
V_{hys}	Input hysteresis			0.15		V
V_{IL}	Low-level input voltage	All inputs [‡]		- 0.3	0.8	V
V_{IH}	High-level input voltage	All inputs		2	V _{CCIO} +0.3	V
V		1	$I_{OL} = I_{OL} MAX$		0.2 V _{CCIO}	.,
V_{OL}	Low-level output voltage§		I _{OL} = 50 μA		0.2	V
\/			I _{OH} = I _{OH} MIN	0.8 V _{CCIO}		.,
V_{OH}	High-level output voltage [§]		I _{OH} = 50 μA	V _{CCIO} - 0.2		V
I _{IC}	Input clamp current (I/O pin:	s) [¶]	$V_I < V_{SSIO} - 0.3 \text{ or } V_I > V_{CCIO} + 0.3$	-2	2	mA
		I _{IL} Pulldown	$V_I = V_{SS}$	-1	1	
		I _{IH} Pulldown (20 μA)	$V_I = V_{CCIO}$	5	40	
I _I		I _{IL} Pullup (20 μA)	$V_I = V_{SS}$	-40	-5	
	Input current (I/O pins)	I _{IH} Pulldown (100 μA)	$V_I = V_{CCIO}$	25 100 μA -200 -100		
		I _{IL} Pullup (100 μA)	$V_I = V_{SS}$	-200	-100	mA
		I _{IH} Pullup	$V_I = V_{CCIO}$	-1	1	
		All other pins	No pullup or pulldown	-1	1	
		CLKOUT, TDO	$V_{OL} = V_{OL} MAX$		8	
l _{OL}	Low-level output current	RST, SPINCLK, SPINSOMI, SPINSIMO, MIBSPICLK, MIBSPISIMO, MIBSPISOMI, TMS2	V _{OL} = V _{OL} MAX		4	mA
		All other output pins	$V_{OL} = V_{OL} MAX$		2	
		CLKOUT, TDO	$V_{OH} = V_{OH} MIN$	-8		
I _{OH}	High-level output current	SPInCLK, SPInSOMI, SPInSIMO, MIBSPICLK, MIBSPISIMO, MIBSPISOMI, TMS2	V _{OH} = V _{OH} MIN	-4		mA
		All other output pins except RST	V _{OH} = V _{OH} MIN	-2		
C _I	Input capacitance				2	pF
c_{o}	Output capacitance				3	pF

[†] Source currents (out of the <u>device</u>) are negative while sink currents (into the device) are positive.



[‡]This does not apply to the PORRST pin. For PORRST exceptions, see the RST and PORRST timings section on page 31.

 $[\]$ V $_{OL}$ and V $_{OH}$ are linear with respect to the amount of load current (I $_{OL}/I_{OH})$ applied.

[¶] Parameter does not apply to input-only or output-only pins.

[#]For flash banks/pumps in sleep mode.

 $[\]parallel$ I/O pins configured as inputs or outputs with no load. All pulldown inputs \leq 0.2 V. All pullup inputs \geq V_{CCIO} - 0.2 V.

SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

electrical characteristics over recommended operating free-air temperature range, A version (unless otherwise noted)[†] (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	V _{CC} digital supply current (operating mode)	SYSCLK = 48 MHz, V _{CC} = 2.06 V			70	mA
I _{CC}	V _{CC} digital supply current (standby mode) [#]	OSCIN = 6 MHz, V _{CC} = 2.06 V			3.0	mA
	V _{CC} digital supply current (halt mode)#	V _{CC} = 2.06 V			1.0	mA
	V _{CCIO} digital supply current (operating mode)	No DC load, V _{CCIO} = 3.6 V			10	mA
I _{CCIO}	V _{CCIO} digital supply current (standby mode)	No DC load, V _{CCIO} = 3.6 V			300	μА
	V _{CCIO} digital supply current (halt mode)	No DC load, V _{CCIO} = 3.6 V			300	μА
	V _{CCAD} supply current (operating mode)	All frequencies, V _{CCAD} = 3.6 V			15	mA
I _{CCAD}	V _{CCAD} supply current (standby mode)	All frequencies, V _{CCAD} = 3.6 V			20	μА
	V _{CCAD} supply current (halt mode)	V _{CCAD} = 3.6 V			20	μА
		V _{CCP} = 3.6 V read operation SYSCLK = 48 MHz			45	mA
l .		V _{CCP} = 3.6 V program and erase			70	mA
ICCP	V _{CCP} pump supply current	V _{CCP} = 3.6 V standby mode operation [#]			20	μА
		V _{CCP} = 3.6 V halt mode operation [#]			20	μА

[†] Source currents (out of the device) are negative while sink currents (into the device) are positive.

Code Composer Studio, XDS510, XDS510WS, XDS510PP, and XDS560 are trademarks of Texas Instruments.



[‡]This does not apply to the PORRST pin. For PORRST exceptions, see the RST and PORRST timings section on page 31.


 $[\]S V_{OL}$ and V_{OH} are linear with respect to the amount of load current (I_{OL}/I_{OH}) applied.

[¶] Parameter does not apply to input-only or output-only pins.

[#] For flash banks/pumps in sleep mode.

 $[\]parallel$ I/O pins configured as inputs or outputs with no load. All pulldown inputs \leq 0.2 V. All pullup inputs \geq V_{CCIO} - 0.2 V.

PARAMETER MEASUREMENT INFORMATION



Where: I_{OL} = I_{OL} MAX for the respective pin (see Note A) I_{OH} = I_{OH} MIN for the respective pin (see Note A)

 $V_{LOAD} = 1.5 V$

C_L = 150-pF typical load-circuit capacitance (see Note B)

NOTES: A. For these values, see the "electrical characteristics over recommended operating free-air temperature range" table.

B. All timing parameters measured using an external load capacitance of 150 pF unless otherwise noted.

Figure 3. Test Load Circuit

SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

timing parameter symbology

Timing parameter symbols have been created in accordance with JEDEC Standard 100. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

CM	Compaction, CMPCT	RD	Read
CO	CLKOUT	RST	Reset, RST
ER	Erase	RX	SCInRX
ICLK	Interface clock	S	Slave mode
M	Master mode	SCC	SCInCLK
OSC, OSCI	OSCIN	SIMO	SPInSIMO
osco	OSCOUT	SOMI	SPInSOMI
Р	Program, PROG	SPC	SPInCLK
R	Ready	SYS	System clock
R0	Read margin 0, RDMRGN0	TX	SCInTX
R1	Read margin 1, RDMRGN1		

Lowercase subscripts and their meanings are:

а	access time	r	rise time
С	cycle time (period)	su	setup time
d	delay time	t	transition time
f	fall time	V	valid time
h	hold time	W	pulse duration (width)

The following additional letters are used with these meanings:


Н	High	X	Unknown, changing, or don't care level
L	Low	Z	High impedance
V	Valid		



external reference resonator/crystal oscillator clock option

The oscillator is enabled by connecting the appropriate fundamental 4–20 MHz resonator/crystal and load capacitors across the external OSCIN and OSCOUT pins as shown in Figure 4a. The oscillator is a single-stage inverter held in bias by an integrated bias resistor. This resistor is disabled during leakage test measurement and HALT mode. TI strongly encourages each customer to submit samples of the device to the resonator/crystal vendors for validation. The vendors are equipped to determine what load capacitors will best tune their resonator/crystal to the microcontroller device for optimum start-up and operation over temperature/voltage extremes.

An external oscillator source can be used by connecting a 1.8 V clock signal to the OSCIN pin and leaving the OSCOUT pin unconnected (open) as shown in Figure 4b.



NOTE A: The values of C1 and C2 should be provided by the resonator/crystal vendor.

Figure 4. Crystal/Clock Connection

Code Composer Studio is a trademark of Texas Instruments.



ZPLL and clock specifications

timing requirements for ZPLL circuits enabled or disabled

		MIN	TYP	MAX	UNIT
f _(OSC)	Input clock frequency	4		20	MHz
t _{c(OSC)}	Cycle time, OSCIN	50			ns
t _{w(OSCIL)}	Pulse duration, OSCIN low	15			ns
t _{w(OSCIH)}	Pulse duration, OSCIN high	15			ns
f _(OSCRST)	OSC FAIL frequency [†]		53		kHz

[†] Causes a device reset (specifically a clock reset) by setting the RST OSC FAIL (GLBCTRL.15) and the OSC FAIL flag (GLBSTAT.1) bits equal to 1. For more detailed information on these bits and device resets, see the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

switching characteristics over recommended operating conditions for clocks^{‡§}

	PARAMETER	TEST CONDITIONS¶	MIN	MAX	UNIT
f		Pipeline mode enabled		48	MHz
[†] (SYS)	System clock frequency#	Pipeline mode disabled		24	MHz
f _(CONFIG)	System clock frequency - flash config mode	•		24	MHz
f _(ICLK)	Interface clock frequency			24	MHz
f _(ECLK)	External clock output frequency for ECP Module			24	MHz
+	Cycle time, system sleek	Pipeline mode enabled	20.8		ns
t _{c(SYS)}	Cycle time, system clock	Pipeline mode disabled	41.6		ns
$t_{c(CONFIG)}$	Cycle time, system clock - flash config mode	•	41.6		ns
$t_{c(ICLK)}$	Cycle time, interface clock		41.6		ns
t _{c(ECLK)}	Cycle time, ECP module external clock output		41.6		ns

 $[\]ddagger f_{(SYS)} = M \times f_{(OSC)} / R$, where M = {4 or 8}, R = {1,2,3,4,5,6,7,8} when PLLDIS = 0. R is the system-clock divider determined by the CLKDIVPRE [2:0] bits in the global control register (GLBCTRL.[2:0]) and M is the PLL multiplier determined by the MULT4 bit also in the GLBCTRL register (GLBCTRL.3).

 $f_{(SYS)} = f_{(OSC)} / R$, where $R = \{1,2,3,4,5,6,7,8\}$ when PLLDIS = 1.

 $f_{\text{(ICLK)}} = f_{\text{(SYS)}} / X$, where $X = \{1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16\}$. X is the interface clock divider ratio determined by the PCR0.[4:1] bits in the SYS module.

 $[\]S f_{(ECLK)} = f_{(ICLK)} / N$, where N = {1 to 256}. N is the ECP prescale value defined by the ECPCTRL.[7:0] register bits in the ECP module.

[¶] Pipeline mode enabled or disabled is determined by the ENPIPE bit (FMREGOPT.0).

[#] Flash Vread must be set to 5V to achieve maximum System Clock Frequency.

ZPLL and clock specifications (continued)

switching characteristics over recommended operating conditions for external clocks (see Figure 5 and Figure 6) $^{\dagger \pm \S}$

NO.	PARAMETER	TEST CONDITIONS	MIN M	IAX	UNIT
		SYSCLK or MCLK [¶]	$0.5t_{c(SYS)} - t_f$		
1	$t_{w(COL)}$ Pulse duration, CLKOUT low	ICLK, X is even or 1#	$0.5t_{\text{c(ICLK)}} - t_{\text{f}}$		ns
		ICLK, X is odd and not 1#	$0.5t_{\text{c(ICLK)}} + 0.5t_{\text{c(SYS)}} - t_{\text{f}}$		
		SYSCLK or MCLK [¶]	$0.5t_{c(SYS)} - t_r$		
2	t _{w(COH)} Pulse duration, CLKOUT high	ICLK, X is even or 1#	$0.5t_{c(ICLK)} - t_{r}$		ns
		ICLK, X is odd and not 1#	$0.5t_{c(ICLK)} - 0.5t_{c(SYS)} - t_{r}$		
		N is even and X is even or odd	$0.5t_{c(ECLK)} - t_{f}$		
3	t _{w(EOL)} Pulse duration, ECLK low	N is odd and X is even	$0.5t_{c(ECLK)} - t_{f}$		ns
		N is odd and X is odd and not 1	$0.5t_{C(ECLK)} + 0.5t_{C(SYS)} - t_f$		
		N is even and X is even or odd	$0.5t_{c(ECLK)} - t_r$		
4	t _{w(EOH)} Pulse duration, ECLK high	N is odd and X is even	$0.5t_{c(ECLK)} - t_r$		ns
		N is odd and X is odd and not 1	$0.5t_{\text{c(ECLK)}} - 0.5t_{\text{c(SYS)}} - t_{\text{r}}$		

[†] X = {1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16}. X is the interface clock divider ratio determined by the PCR0.[4:1] bits in the SYS module.

[#]Clock source bits selected as ICLK (CLKCNTL.[6:5] = 01 binary).




Figure 5. CLKOUT Timing Diagram




Figure 6. ECLK Timing Diagram

 $[\]ddagger$ N = {1 to 256}. N is the ECP prescale value defined by the ECPCTRL.[7:0] register bits in the ECP module.

[§] CLKOUT/ECLK pulse durations (low/high) are a function of the OSCIN pulse durations when PLLDIS is active.

[¶] Clock source bits selected as either SYSCLK (CLKCNTL.[6:5] = 11 binary) or MCLK (CLKCNTL.[6:5] = 10 binary).

RST and PORRST timings

timing requirements for PORRST (see Figure 7)

NO.			MIN	MAX	UNIT
	V _{CCPORL}	V _{CC} low supply level when PORRST must be active during power up		0.6	V
	V _{CCPORH}	V _{CC} high supply level when PORRST must remain active during power up and become active during power down	1.5		V
	V _{CCIOPORL}	V _{CCIO} low supply level when PORRST must be active during power up		1.1	V
	V _{CCIOPORH}	V _{CCIO} high supply level when PORRST must remain active during power up and become active during power down	2.75		V
	V _{IL}	Low-level input voltage after V _{CCIO} > V _{CCIOPORH}		0.2 V _{CCIO}	V
	V _{IL(PORRST)}	Low-level input voltage of PORRST before V _{CCIO} > V _{CCIOPORL}		0.5	V
3	t _{su(PORRST)} r	Setup time, PORRST active before V _{CCIO} > V _{CCIOPORL} during power up	0		ms
5	t _{su(VCCIO)r}	Setup time, V _{CCIO} > V _{CCIOPORL} before V _{CC} > V _{CCPORL}	0		ms
6	t _{h(PORRST)r}	Hold time, $\overline{\text{PORRST}}$ active after $V_{\text{CC}} > V_{\text{CCPORH}}$	1		ms
7	t _{su(PORRST)f}	Setup time, PORRST active before V _{CC} ≤ V _{CCPORH} during power down	8		μS
8	t _{h(PORRST)rio}	Hold time, $\overline{\text{PORRST}}$ active after $V_{\text{CC}} > V_{\text{CCIOPORH}}$	1		ms
9	t _{h(PORRST)d}	Hold time, PORRST active after V _{CC} < V _{CCPORL}	0		ms
10	t _{su(PORRST)fio}	Setup time, PORRST active before V _{CC} ≤ V _{CCIOPORH} during power down	0		ns
11	t _{su(VCCIO)f}	Setup time, V _{CC} < V _{CCPORL} before V _{CCIO} < V _{CCIOPORL}	0		ns




Figure 7. PORRST Timing Diagram

switching characteristics over recommended operating conditions for RST[†]


	PARAMETER	MIN	MAX	UNIT
	Valid time, RST active after PORRST inactive	4112t _{c(OSC)}		
^t v(RST)	Valid time, RST active (all others)	8t _{c(SYS)}		ns
t _{fsu}	Flash start up time, from $\overline{\text{RST}}$ inactive to fetch of first instruction from flash (flash pump stabilization time)	836t _{c(OSC)}		ns

[†] Specified values do NOT include rise/fall times. For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

JTAG scan interface timing (JTAG clock specification 10-MHz and 50-pF load on TDO output)

NO.			MIN	MAX	UNIT
1	t _{c(JTAG)}	Cycle time, JTAG low and high period	50		ns
2	t _{su(TDI/TMS} - TCKr)	Setup time, TDI, TMS before TCK rise (TCKr)	15		ns
3	t _{h(TCKr} -TDI/TMS)	Hold time, TDI, TMS after TCKr	15		ns
4	t _{h(TCKf-TDO)}	Hold time, TDO after TCKf	10		ns
5	t _{d(TCKf} -TDO)	Delay time, TDO valid after TCK fall (TCKf)		45	ns



output timings

switching characteristics for output timings versus load capacitance (C_L) (see Figure 8)

PARAMETER				MIN MAX	UNIT
t _r		C _L = 15 pF	0.5	2.5	
	Disastina OLIKOUT TDO	C _L = 50 pF	1.5	5	1
	Rise time, CLKOUT, TDO	C _L = 100 pF	3	9	ns
		C _L = 150 pF	4.5	12.5	2.5
		C _L = 15 pF	0.5	2.5	
	E III OLIVOUT TOO	C _L = 50 pF	1.5	5	
t _f	Fall time, CLKOUT, TDO	C _L = 100 pF	3	9	ns
		C _L = 150 pF	4.5	12.5	
		C _L = 15 pF	2.5	8	
	Rise time, SPI2CLK, SPI2SOMI, MIBSPICLK, MIBSPISIMO,	C _L = 50 pF	5	14	
t _r	MIBSPISOMI, TMS2	C _L = 100 pF	9	23	ns
		C _L = 150 pF	13	32	
		C _L = 15 pF	2.5	8	
	Fall time, RST, SPI2CLK, SPI2SOMI, MIBSPICLK,	C _L = 50 pF	5	14	
t _f	MIBSPISIMO, MIBSPISOMI, TMS2	C _L = 100 pF	9	23	ns
		C _L = 150 pF	13	32	1
t _r		C _L = 15 pF	2.5	10	
	Rise time, all other output pins	C _L = 50 pF	6.0	25	ns
		C _L = 100 pF	12	45	
		C _L = 150 pF	18	65	
t _f		C _L = 15 pF	3	10	ns n
	Fall time, all other output pine	C _L = 50 pF	8.5	25	
	Fall time, all other output pins	C _L = 100 pF	16	45	115
		C _L = 150 pF	23	65	




Figure 8. CMOS-Level Outputs

input timings

timing requirements for input timings[†] (see Figure 9)

		MIN	MAX	UNIT
t _{pν}	w Input minimum pulse width	t _{c(ICLK)} + 10		ns

 $[\]dagger t_{c(ICLK)}$ = interface clock cycle time = $1/f_{(ICLK)}$




Figure 9. CMOS-Level Inputs

SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

flash timings

timing requirements for program flash †

		MIN	TYP	MAX	UNIT
t _{prog(16-bit)}	Half word (16-bit) programming time	4	16	200	μS
t _{prog(Total)}	256K-byte programming time [‡]		2	8	s
t _{erase(sector)}	Sector erase time		2	15	S
t _{wec}	Write/erase cycles at T _A = 125°C			100	cycles
$t_{fp(\overline{RST})}$	Flash pump settling time from RST to SLEEP		167t _{c(SYS)}		ns
t _{fp(SLEEP)}	Initial flash pump settling time from SLEEP to STANDBY		167t _{c(SYS)}		
t _{fp(STDBY)}	Initial flash pump settling time from STANDBY to ACTIVE		$84t_{c(SYS)}$		

[†] For more detailed information on the flash core sectors, see the flash program and erase section of this data sheet.

[‡] The 256K-byte programming time include overhead of state machine.

SPIn master mode timing parameters

SPIn master mode external timing parameters (CLOCK PHASE = 0, SPInCLK = output, SPInSIMO = output, and SPInSOMI = input) $^{\dagger \pm \S}$ (see Figure 10)

NO.			MIN	MAX	UNIT
1	t _{c(SPC)M}	Cycle time, SPInCLK ¶	100	256t _{c(ICLK)}	
2#	t _{w(SPCH)M}	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)M} - t_r$	$0.5t_{c(SPC)M} + 5$	
	t _{w(SPCL)M}	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)M} - t_f$	$0.5t_{c(SPC)M} + 5$	
3#	t _{w(SPCL)M}	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{c(SPC)M} - t_f$	$0.5t_{c(SPC)M} + 5$	
	t _{w(SPCH)M}	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)M} - t_r$	$0.5t_{c(SPC)M} + 5$	
4#	t _{d(SPCH-SIMO)M}	Delay time, SPInCLK high to SPInSIMO valid (clock polarity = 0)		10	
	t _{d(SPCL-SIMO)M}	Delay time, SPInCLK low to SPInSIMO valid (clock polarity = 1)		10	ns
5#	t _{v(SPCL-SIMO)M}	Valid time, SPInSIMO data valid	$t_{\text{c(SPC)M}} - 5 - t_{\text{r/f}}$		
6#	t _{su(SOMI-SPCL)M}	Setup time, SPInSOMI before SPInCLK low (clock polarity = 0)	6		
6"	t _{su(SOMI-SPCH)M}	Setup time, SPInSOMI before SPInCLK high (clock polarity = 1)	6		
7#	t _{v(SPCL-SOMI)M}	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 0)	4		
	t _{v(SPCH-SOMI)M}	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 1)	4		

[†] The MASTER bit (SPInCTRL2.3) is set and the CLOCK PHASE bit (SPInCTRL2.0) is cleared.

For PS values from 1 to 255: $t_{\text{c(SPC)M}} \geq (P\tilde{S} + 1)t_{\text{c(ICLK)}} \geq 100 \text{ ns, where PS is the prescale value set in the SPInCTL1.[12:5] register bits.}$

For PS values of 0: $t_{c(SPC)M} = 2t_{c(ICLK)} \ge 100 \text{ ns.}$

 $[\]ddagger t_{C(ICLK)}$ = interface clock cycle time = $1/f_{(ICLK)}$

[§] For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

[¶] When the SPI is in Master mode, the following must be true:

[#]The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).

SPIn master mode timing parameters (continued)




Figure 10. SPIn Master Mode External Timing (CLOCK PHASE = 0)

SPIn master mode timing parameters (continued)

SPIn master mode external timing parameters (CLOCK PHASE = 1, SPInCLK = output, SPInSIMO = output, and SPInSOMI = input) $^{\dagger \pm \S}$ (see Figure 11)

NO.			MIN	MAX	UNIT
1	t _{c(SPC)M}	Cycle time, SPInCLK ¶	100	256t _{c(ICLK)}	
2#	t _{w(SPCH)M}	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{C(SPC)M} - t_r$	0.5t _{c(SPC)M} + 5	
2"	t _{w(SPCL)M}	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)M} - t_f$	0.5t _{c(SPC)M} + 5	
3#	t _{w(SPCL)M}	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{C(SPC)M} - t_f$	0.5t _{c(SPC)M} + 5	
3"	t _{w(SPCH)M}	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{C(SPC)M} - t_r$	0.5t _{c(SPC)M} + 5	
4#	t _{v(SIMO-SPCH)M}	Valid time, SPInCLK high after SPInSIMO data valid (clock polarity = 0)	0.5t _{C(SPC)M} - 10		
	t _v (SIMO-SPCL)M	Valid time, SPInCLK low after SPInSIMO data valid (clock polarity = 1)	0.5t _{c(SPC)M} - 10		ns
5#	t _{v(SPCH-SIMO)M}	$Valid\ time,\ SPInSIMO\ data\ valid\ after\ SPInCLK\ high\ (clock\ polarity=0)$	$0.5t_{c(SPC)M} - 5 - t_r$		
5"	t _v (SPCL-SIMO)M	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 1)	$0.5t_{\text{c(SPC)M}} - 5 - t_{\text{f}}$		
6#	t _{su(SOMI-SPCH)M}	Setup time, SPInSOMI before SPInCLK high (clock polarity = 0)	6		
6"	t _{su(SOMI-SPCL)M}	Setup time, SPInSOMI before SPInCLK low (clock polarity = 1)	6		
7#	t _{v(SPCH-SOMI)M}	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 0)	4		
/"	t _{v(SPCL-SOMI)M}	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 1)	4		

[†] The MASTER bit (SPInCTRL2.3) is set and the CLOCK PHASE bit (SPInCTRL2.0) is set.

For PS values from 1 to 255: $t_{c(SPC)M} \ge (PS + 1)t_{c(ICLK)} \ge 100$ ns, where PS is the prescale value set in the SPInCTL1.[12:5] register bits.

For PS values of 0: $t_{c(SPC)M} = 2t_{c(ICLK)} \ge 100 \text{ ns.}$

#The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).

 $[\]ddagger t_{c(ICLK)}$ = interface clock cycle time = $1/f_{(ICLK)}$

[§] For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

[¶] When the SPI is in Master mode, the following must be true:

SPInCLK (clock polarity = 0) SPInCLK (clock polarity = 1) SPInSIMO Master Out Data Is Valid Data Valid Must Be Valid Must Be Valid

Figure 11. SPIn Master Mode External Timing (CLOCK PHASE = 1)

SPIn slave mode timing parameters

SPIn slave mode external timing parameters (CLOCK PHASE = 0, SPInCLK = input, SPInSIMO = input, and SPInSOMI = output) †}$ (see Figure 12)

NO			MIN	MAX	UNIT
1	t _{c(SPC)S}	Cycle time, SPInCLK [#]	100	256t _{c(ICLK)}	
2	t _{w(SPCH)S}	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	
2"	t _{w(SPCL)S}	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	
3	t _{w(SPCL)S}	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$ $0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$		
311	t _{w(SPCH)S}	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	
4	t _d (SPCH-SOMI)S	Delay time, SPInCLK high to SPInSOMI valid (clock polarity = 0)		12 + t _r	
4"	t _d (SPCL-SOMI)S	Delay time, SPInCLK low to SPInSOMI valid (clock polarity = 1)		12 + t _f	
-II	t _{v(SPCH-SOMI)S}	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 0)	$t_{c(SPC)S} - 6 - t_r$		ns
5	t _{v(SPCL-SOMI)S}	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 1)	$t_{c(SPC)S} - 6 - t_f$		
6	t _{su(SIMO-SPCL)S}	Setup time, SPInSIMO before SPInCLK low (clock polarity = 0)	6		
6"	t _{su(SIMO-SPCH)S}	Setup time, SPInSIMO before SPInCLK high (clock polarity = 1)	6		
7	t _V (SPCL-SIMO)S	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 0)	6		
'"	t _{v(SPCH-SIMO)S}	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 1)	6		

[†]The MASTER bit (SPInCTRL2.3) is cleared and the CLOCK PHASE bit (SPInCTRL2.0) is cleared.

For PS values from 1 to 255: $t_{c(SPC)S} \ge (PS + 1)t_{c(ICLK)} \ge 100 \text{ ns}$, where PS is the prescale value set in the SPInCTL1.[12:5] register bits.

For PS values of 0: $t_{c(SPC)S} = 2t_{c(ICLK)} \ge 100 \text{ ns.}$



 $[\]ddagger$ If the SPI is in slave mode, the following must be true: $t_{c(SPC)S} \ge (PS + 1) \ t_{c(ICLK)}$, where PS = prescale value set in SPInCTL1.[12:5].

[§] For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

 $[\]P t_{c(ICLK)} = interface clock cycle time = 1/f_{(ICLK)}$

[#]When the SPIn is in Slave mode, the following must be true:

The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).

SPIn slave mode timing parameters (continued)




Figure 12. SPIn Slave Mode External Timing (CLOCK PHASE = 0)

SPIn slave mode timing parameters (continued)

SPIn slave mode external timing parameters (CLOCK PHASE = 1, SPInCLK = input, SPInSIMO = input, and SPInSOMI = output) $^{\dagger \pm \$ \parallel}$ (see Figure 13)

NO			MIN	MAX	UNIT
1	t _{c(SPC)S}	Cycle time, SPInCLK [#]	100	256t _{c(ICLK)}	
2	t _{w(SPCH)S}	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$ $0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$		
2"	t _{w(SPCL)S}	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$ $0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$		
3	t _{w(SPCL)S}	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{c(SPC)S}$ $-0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	
3"	t _{w(SPCH)S}	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)S}$ $-0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	
4	t _{v(SOMI-SPCH)S}	Valid time, SPInCLK high after SPInSOMI data valid (clock polarity = 0)	$0.5t_{\text{c(SPC)S}}-6-t_{\text{r}}$		
4"	t _{v(SOMI-SPCL)S}	Valid time, SPInCLK low after SPInSOMI data valid (clock polarity = 1)	0.5t _{c(SPC)S} - 6 - t _f		
5	t _{v(SPCH-SOMI)S}	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 0)	$0.5t_{\text{c(SPC)S}} - 6 - t_{\text{r}}$		ns
5"	t _{v(SPCL-SOMI)S}	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 1)	$0.5t_{\text{C(SPC)S}} - 6 - t_{\text{f}}$		
6	t _{su(SIMO-SPCH)S}	Setup time, SPInSIMO before SPInCLK high (clock polarity = 0)	6		
6"	t _{su(SIMO-SPCL)S}	Setup time, SPInSIMO before SPInCLK low (clock polarity = 1)	6		
7	t _{v(SPCH-SIMO)S}	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 0)	6		
/"	t _{v(SPCL-SIMO)S}	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 1)	6		

[†]The MASTER bit (SPInCTRL2.3) is cleared and the CLOCK PHASE bit (SPInCTRL2.0) is set.

For PS values from 1 to 255: $t_{c(SPC)S} \geq (P\tilde{S} + 1)t_{c(ICLK)} \geq 100 \text{ ns, where PS is the prescale value set in the SPInCTL1.[12:5] register bits.}$

For PS values of 0: $t_{c(SPC)S} = 2t_{c(ICLK)} \ge 100 \text{ ns.}$



 $[\]ddagger$ If the SPI is in slave mode, the following must be true: $t_{c(SPC)S} \ge (PS+1) \ t_{c(ICLK)}$, where PS = prescale value set in SPInCTL1.[12:5].

[§] For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

[¶] $t_{c(ICLK)}$ = interface clock cycle time = $1/f_{(ICLK)}$

[#]When the SPIn is in Slave mode, the following must be true:

The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).

SPIn slave mode timing parameters (continued)




Figure 13. SPIn Slave Mode External Timing (CLOCK PHASE = 1)

MibSPI master mode timing parameters

MibSPI master mode external timing parameters (CLOCK PHASE = 0, SPICLK = output, SPISIMO = output, and SPISOMI = input) $^{\dagger \pm \S}$ (see Figure 14)

NO.			MIN	MAX	UNIT	
1	t _{c(SPC)M}	Cycle time, SPICLK ¶	2t _{c(ICLK)}	256t _{c(ICLK)}	ns	
2¶	t _{w(SPCH)M}	Pulse duration, SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)M} - t_{r}$ $0.5t_{c(SPC)M} + 5$		200	
2"	t _{w(SPCL)M}	Pulse duration, SPICLK low (clock polarity = 1)	$0.5t_{C(SPC)M} - t_f$	0.5t _{c(SPC)M} + 5	ns	
3¶	t _{w(SPCL)M}	Pulse duration, SPICLK low (clock polarity = 0)	$0.5t_{C(SPC)M} - t_f$	0.5t _{c(SPC)M} + 5	ns	
3"	t _{w(SPCH)M}	Pulse duration, SPICLK high (clock polarity = 1)	$0.5t_{C(SPC)M} - t_r$	0.5t _{c(SPC)M} + 5	115	
4¶	t _d (SPCH-SIMO)M	Delay time, SPICLK high to SPISIMO valid (clock polarity = 0)		6		
4"	t _d (SPCL-SIMO)M	Delay time, SPICLK low to SPISIMO valid (clock polarity = 1)	6		- ns	
5¶	t _{v(SPCL-SIMO)M}	Valid time, SPISIMO data valid after SPICLK low (clock polarity = 0)	$0.5t_{\text{c(SPC)M}} - 5 - t_{\text{f}}$		20	
5"	t _{v(SPCH-SIMO)M}	Valid time, SPISIMO data valid after SPICLK high (clock polarity = 1)	$0.5t_{c(SPC)M} - 5 - t_r$		- ns	
6¶	t _d (SOMI-SPCL)M	Delay time, SPISOMI after SPICLK low (clock polarity = 0)		$0.5t_{\text{iclk}}-10-t_{\text{f(max)}}$	20	
6"	t _d (SOMI-SPCH)M	Delay time, SPISOMI after SPICLK high (clock polarity = 1)	0.5t _{iclk} - 10 - t _{r(max}		ns	
7 [¶]	t _{v(SPCL-SOMI)M}	Valid time, SPISOMI data valid after SPICLK low (clock polarity = 0)	t _{iclk} - t _{f(min)}		no	
/"	t _{v(SPCH-SOMI)M}	Valid time, SPISOMI data valid after SPICLK high (clock polarity = 1)	$t_{\text{iclk}} - t_{r(\text{min})}$		- ns	

[†]The MASTER bit (SPICTRL2.3) is set and the CLOCK PHASE bit (SPICTRL2.0) is cleared.

 $[\]ddagger t_{c(ICLK)} = interface clock cycle time = 1/f_{(ICLK)}$

[§] For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

[¶] The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICTRK2.1).

MibSPI master mode timing parameters (continued)




Figure 14. MibSPI Master Mode External Timing (CLOCK PHASE = 0)

MibSPI master mode timing parameters (continued)

MibSPI master mode external timing parameters (CLOCK PHASE = 1, SPICLK = output, SPISIMO = output, and SPISOMI = input) $^{\dagger \pm \$}$ (see Figure 15)

NO.			MIN	MAX	UNIT
1	t _{c(SPC)M}	Cycle time, SPICLK ¶	2t _{c(ICLK)}	256t _{c(ICLK)}	ns
2 [¶]	t _{w(SPCH)M}	Pulse duration, SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)M} - t_r$	0.5t _{c(SPC)M} + 5	
2"	t _{w(SPCL)M}	Pulse duration, SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)M} - t_f$	0.5t _{c(SPC)M} + 5	ns
3¶	t _{w(SPCL)M}	Pulse duration, SPICLK low (clock polarity = 0)	$0.5t_{c(SPC)M} - t_f$	0.5t _{c(SPC)M} + 5	no
3"	t _{w(SPCH)M}	Pulse duration, SPICLK high (clock polarity = 1)	$0.5t_{c(SPC)M} - t_r$	0.5t _{c(SPC)M} + 5	ns
4¶	t _{v(SIMO-SPCH)M}	Valid time, SPICLK high after SPISIMO data valid (clock polarity = 0)	0.5t _{c(SPC)M} - 6		20
4"	t _{v(SIMO-SPCL)M}	Valid time, SPICLK low after SPISIMO data valid (clock polarity = 1)	0.5t _{c(SPC)M} - 6		ns
5¶	t _{v(SPCH-SIMO)M}	Valid time, SPISIMO data valid after SPICLK high (clock polarity = 0)	$0.5t_{\text{C(SPC)M}} - 5 - t_{\text{r}}$		ns
5"	t _{v(SPCL-SIMO)M}	Valid time, SPISIMO data valid after SPICLK low (clock polarity = 1)	$0.5t_{\text{C(SPC)M}} - 5 - t_{\text{f}}$		115
6¶	t _d (SOMI-SPCH)M	Delay time, SPISOMI after SPICLK high (clock polarity = 0)		$0.5t_{\text{iclk}} - 10 - t_{\text{r(max)}}$	ns
о"	t _d (SOMI-SPCL)M	Delay time, SPISOMI after SPICLK low (clock polarity = 1)	0.5t _{iclk} - 10 - t _{f(max)}		115
7¶	t _{v(SPCH-SOMI)M}	Valid time, SPISOMI data valid after SPICLK high (clock polarity = 0)	$t_{\text{iclk}} - t_{\text{r(min)}}$		nc
/"	t _{v(SPCL-SOMI)M}	Valid time, SPISOMI data valid after SPICLK low (clock polarity = 1)	t _{iclk} - t _{f(min)}		ns

[†] The MASTER bit (SPICTRL2.3) is set and the CLOCK PHASE bit (SPICTRL2.0) is set.

 $[\]ddagger t_{c(ICLK)}$ = interface clock cycle time = $1/f_{(ICLK)}$

[§] For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

[¶] The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICTRL2.1).

SPICLK (clock polarity = 0) SPICLK (clock polarity = 1) SPISIMO Master Out Data Is Valid Data Valid SPISOMI

Figure 15. MibSPI Master Mode External Timing (CLOCK PHASE = 1)

Master In Data Must Be Valid


SCIn isosynchronous mode timings — internal clock

timing requirements for internal clock SCIn isosynchronous mode^{†‡§} (see Figure 16)

NO.			(BAUI IS EVEN OF	,	(BAUD + 1) IS ODD AND BAUD ≠ 0		UNIT
			MIN	MAX	MIN	MAX	
1	t _{c(SCC)}	Cycle time, SCInCLK	2t _{c(ICLK)}	$2^{24}t_{c(ICLK)}$	3t _{c(ICLK)}	(2 ²⁴ –1) t _{c(ICLK)}	ns
2	t _{w(SCCL)}	Pulse duration, SCInCLK low	$0.5t_{C(SCC)} - t_{f}$	0.5t _{c(SCC)} + 5	$0.5t_{c(SCC)} + 0.5t_{c(ICLK)} - t_f$	$0.5t_{c(SCC)} + 0.5t_{c(ICLK)}$	ns
3	t _{w(SCCH)}	Pulse duration, SCInCLK high	$0.5t_{c(SCC)} - t_r$	0.5t _{c(SCC)} + 5	$0.5t_{c(SCC)} - 0.5t_{c(ICLK)} - t_r$	$0.5t_{c(SCC)} - 0.5t_{c(ICLK)}$	ns
4	t _{d(SCCH-TXV)}	Delay time, SCInCLK high to SCInTX valid		10		10	ns
5	t _{v(TX)}	Valid time, SCInTX data after SCInCLK low	t _{c(SCC)} - 10		t _{c(SCC)} - 10		ns
6	t _{su(RX-SCCL)}	Setup time, SCInRX before SCInCLK low	$t_{c(ICLK)} + t_f + 20$		$t_{c(ICLK)} + t_f + 20$		ns
7	t _{v(SCCL-RX)}	Valid time, SCInRX data after SCInCLK low	- t _{c(ICLK)} + t _f + 20		- t _{c(ICLK)} + t _f + 20		ns

[†]BAUD = 24-bit concatenated value formed by the SCI[H,M,L]BAUD registers.

[§] For rise and fall timings, see the switching characteristics for output timings versus load capacitance table.



NOTE A: Data transmission/reception characteristics for isosynchronous mode with internal clocking are similar to the asynchronous mode. Data transmission occurs on the SCICLK rising edge, and data reception on the SCICLK falling edge.

Figure 16. SCIn Isosynchronous Mode Timing Diagram for Internal Clock

 $[\]ddagger t_{c(ICLK)} = interface clock cycle time = 1/f_{(ICLK)}$


SCIn isosynchronous mode timings — external clock

timing requirements for external clock SCIn isosynchronous mode^{†‡} (see Figure 17)

NO.			MIN	MAX	UNIT
1	t _{c(SCC)}	Cycle time, SCInCLK [§]	8t _{c(ICLK)}		ns
2	t _{w(SCCH)}	Pulse duration, SCInCLK high	$0.5t_{c(SCC)} - 0.25t_{c(ICLK)}$	$0.5t_{c(SCC)} + 0.25t_{c(ICLK)}$	ns
3	t _{w(SCCL)}	Pulse duration, SCInCLK low	$0.5t_{c(SCC)} - 0.25t_{c(ICLK)}$	$0.5t_{c(SCC)} + 0.25t_{c(ICLK)}$	ns
4	t _{d(SCCH-TXV)}	Delay time, SCInCLK high to SCInTX valid		$2t_{c(ICLK)} + 12 + t_r$	ns
5	$t_{V(TX)}$	Valid time, SCInTX data after SCInCLK low	2t _{c(SCC)} -10		ns
6	t _{su(RX-SCCL)}	Setup time, SCInRX before SCInCLK low	0		ns
7	t _{v(SCCL-RX)}	Valid time, SCInRX data after SCInCLK low	2t _{c(ICLK)} + 10		ns

 $[\]dagger t_{c(ICLK)}$ = interface clock cycle time = $1/f_{(ICLK)}$

[§] When driving an external SCInCLK, the following must be true: $t_{c(SCC)} \ge 8t_{c(ICLK)}$



NOTE A: Data transmission/reception characteristics for isosynchronous mode with external clocking are similar to the asynchronous mode. Data transmission occurs on the SCICLK rising edge, and data reception on the SCICLK falling edge.

Figure 17. SCIn Isosynchronous Mode Timing Diagram for External Clock

[‡] For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

standard CAN controller (SCC) mode timings

dynamic characteristics for the CANSTX and CANSRX pins

	PARAMETER			UNIT
t_d (CANSTX)	Delay time, transmit shift register to CANSTX pin [†]		15	ns
t _d (CANSRX)	Delay time, CANSRX pin to receive shift register		5	ns

[†]These values do not include rise/fall times of the output buffer.

SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

high-end timer (HET) timings

minimum PWM output pulse width:

This is equal to one High Resolution Clock Period (HRP). The HRP is defined by the 6-bit High Resolution Prescale Factor (hr) which is user defined, giving prescale factors of 1 to 64, with a linear increment of codes.

Therefore, the minimum PWM output pulse width = HRP(min) = hr(min)/SYSCLK = 1/SYSCLK

For example, for a SYSCLK of 30 MHz, the minimum PWM output pulse width = 1/30 = 33.33ns

minimum input pulses we can capture:

The input pulse width must be greater or equal to the Low Resolution Clock Period (LRP), i.e., the HET loop (the HET program must fit within the LRP). The LRP is defined by the 3-bit Loop-Resolution Prescale Factor (Ir), which is user defined, with a power of 2 increment of codes. That is, the value of Ir can be 1, 2, 4, 8, 16, or 32.

Therefore, the minimum input pulse width = LRP(min) = hr(min) * Ir(min)/SYSCLK = 1 * 1/SYSCLK

For example, with a SYSCLK of 30 MHz, the minimum input pulse width = 1 * 1/30 = 33.33 ns

Note: Once the input pulse width is greater than LRP, the resolution of the measurement is still HRP. (That is, the captured value gives the number of HRP clocks inside the pulse.)

Abbreviations:

High resolution clock period = HRP = hr/SYSCLK

Loop resolution clock period = LRP = hr*Ir/SYSCLK

hr = HET high resolution divide rate = 1, 2, 3,...63, 64

Ir = HET low resolution divide rate = 1, 2, 4, 8, 16, 32

SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

multi-buffered A-to-D converter (MibADC)

The multi-buffered A-to-D converter (MibADC) has a separate power bus for its analog circuitry that enhances the A-to-D performance by preventing digital switching noise on the logic circuitry which could be present on V_{SS} and V_{CC} from coupling into the A-to-D analog stage. All A-to-D specifications are given with respect to AD_{REFLO} unless otherwise noted.

MibADC recommended operating conditions[†]

		MIN	MAX	UNIT
AD _{REFHI}	A-to-D high -voltage reference source	V _{SSAD}	V_{CCAD}	V
AD _{REFLO}	A-to-D low-voltage reference source	V _{SSAD}	V _{CCAD}	V
V_{AI}	Analog input voltage	V _{SSAD} - 0.3	$V_{CCAD} + 0.3$	V
I _{AIC}	Analog input clamp current [‡] $(V_{AI} < V_{SSAD} - 0.3 \text{ or } V_{AI} > V_{CCAD} + 0.3)$	- 2	2	mA

[†] For V_{CCAD} and V_{SSAD} recommended operating conditions, see the "device recommended operating conditions" table.

operating characteristics over full ranges of recommended operating conditions^{§¶}

	PARAMETER	DESCRIPTION	I/CONDITIONS	MIN	TYP	MAX	UNIT
R _i	Analog input resistance	See Figure 18			250	500	Ω
C _i	Analog input conscitance	Coo Figure 19	Conversion			10	pF
O _i	Analog input capacitance	See Figure 18	Sampling			30	pF
I _{AIL}	Analog input leakage current	See Figure 18		-1		1	μΑ
I _{ADREFHI}	AD _{REFHI} input current	AD _{REFHI} = 3.6 V, AD _{REFLO}	_D = V _{SSAD}			5	mA
CR	Conversion range over which specified accuracy is maintained	AD _{REFHI} – AD _{REFLO}		3		3.6	V
E _{DNL}	Differential nonlinearity error	Difference between the actual step width and the ideal value. (See Figure 19)				±1.5	LSB
E _{INL}	Integral nonlinearity error	Maximum deviation from the best straight line through the MibADC. MibADC transfer characteristics, excluding the quantization error. (See Figure 20)				±2	LSB
E _{TOT}	Total error/Absolute accuracy	Maximum value of the difference between an analog value and the ideal midstep value. (See Figure 21)				±2	LSB

[§] V_{CCAD} = AD_{REFHI}



[‡] Input currents into any ADC input channel outside the specified limits could affect conversion results of other channels.

^{¶ 1} LSB = $(AD_{REFHI} - AD_{REFLO})/2^{10}$ for the MibADC

multi-buffered A-to-D converter (MibADC) (continued)




Figure 18. MibADC Input Equivalent Circuit

multi-buffer ADC timing requirements

		MIN	NOM	MAX	UNIT
t _{c(ADCLK)}	Cycle time, MibADC clock	0.05			μS
t _{d(SH)}	Delay time, sample and hold time	1			μS
t _{d(C)}	Delay time, conversion time	0.55			μS
t _{d(SHC)} †	Delay time, total sample/hold and conversion time	1.55			μS

[†] This is the minimum sample/hold and conversion time that can be achieved. These parameters are dependent on many factors; for more details, see the *TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide* (literature number SPNU206).

multi-buffered A-to-D converter (MibADC) (continued)

The differential nonlinearity error shown in Figure 19 (sometimes referred to as differential linearity) is the difference between an actual step width and the ideal value of 1 LSB.




Figure 19. Differential Nonlinearity (DNL)

The integral nonlinearity error shown in Figure 20 (sometimes referred to as linearity error) is the deviation of the values on the actual transfer function from a straight line.




Figure 20. Integral Nonlinearity (INL) Error

multi-buffer A-to-D converter (MibADC) (continued)

The absolute accuracy or total error of an MibADC as shown in Figure 21 is the maximum value of the difference between an analog value and the ideal midstep value.




Figure 21. Absolute Accuracy (Total) Error

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026


Thermal Resistance Characteristics

PARAMETER	°C/W
R_{\ThetaJA}	43
$R_{\Theta JC}$	5

MECHANICAL DATA

PZ (S-PQFP-G100)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

Thermal Resistance Characteristics

PARAMETER	°C/W
R_{\ThetaJA}	48
R_{\ThetaJC}	5



SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

List of Figures

TMS470R1VF448 100-Pin PZ Package (TOP VIEW)

Functional Block Diagram

- Figure 1. TMS470R1VF448 Memory Map
 Figure 2. TMS470R1x Family Nomenclature
- Figure 3. Test Load Circuit
- Figure 4. <u>Crystal/Clock Connection</u>
- Figure 5. CLKOUT Timing Diagram
- Figure 6. ECLK Timing Diagram
- Figure 7. PORRST Timing Diagram
- Figure 8. CMOS-Level Outputs
- Figure 9. CMOS-Level Inputs
- Figure 10. SPIn Master Mode External Timing (CLOCK PHASE = 0)
- Figure 11. SPIn Master Mode External Timing (CLOCK PHASE = 1)
- Figure 12. SPIn Slave Mode External Timing (CLOCK PHASE = 0)
- Figure 13. SPIn Slave Mode External Timing (CLOCK PHASE = 1)
- Figure 14. MibSPI Master Mode External Timing (CLOCK PHASE = 0)
- Figure 15. MibSPI Master Mode External Timing (CLOCK PHASE = 1)
- Figure 16. SCIn Isosynchronous Mode Timing Diagram for Internal Clock
- Figure 17. SCIn Isosynchronous Mode Timing Diagram for External Clock
- Figure 18. MibADC Input Equivalent Circuit
- Figure 19. Differential Nonlinearity (DNL)
- Figure 20. Integral Nonlinearity (INL) Error
- Figure 21. Absolute Accuracy (Total) Error

Mechanical Data



SPNS111A - OCTOBER 2005 - REVISED AUGUST 2006

List of Tables

Table 1.	Device Characteristics
Table 2.	TMS470R1VF448 Memory Selection Assignment
Table 3.	VF448 Peripherals, System Module, and Flash Base Addresses
Table 4.	Interrupt Priority (CIM)
Table 5.	MibADC Event Hookup Configuration
Table 6.	MibSPI Event Hookup Configuration
Table 7.	TMS470 Device ID Bit Allocation Register
Table 8.	Device Part Number

TMS470R1VF448 16/32-BIT RISC FLASH MICROCONTROLLER REVISION HISTORY

REVISION HISTORY

REV	DATE	NOTES
Α		Updates: Page 23, operating junction temperature range broken out into A, T, and Q versions Page 24, RST removed from I _{OH} listing Page 36, timing #5 updated

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and application s using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different form or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers
Data Converters
DSP
Interface
Logic
Power Mgmt
Microcontrollers
Low Power Wireless

amplifier.ti.com dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti.com/lpw

Applications

Audio
Automotive
Broadband
Digital Control
Military
Optical Networking
Security
Telephony
Video & Imaging
Imaging Wireless

www.ti.com/audio
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated