- Single-Chip 100-/1000-Mbit/s Device
- **Integrated Physical Coding Sublayer (PCS)** Logic Provides Direct Interface to Gigabit **Transceivers**
- **Integrated Address-Lookup Engine and Table Memory for 2-K Addresses**
- Supports IEEE Std 802.1Q Virtual-LAN (VLAN) Tagging Scheme
- **Provides Data Path for Network Management Information [No External** Media-Access Control (MAC) Required]
- Full-Duplex IEEE Std 802.3 Flow Control
- Half-Duplex Back-Pressure Flow Control
- **Fully Nonblocking Architecture Using High-Bandwidth Rambus Memory**
- Simple Expansion Via the Gigabit Interface for Higher-Density Port Solutions

- Port Trunking/Load Sharing for **High-Bandwidth Interswitch Links**
- **Supports Pretag Extended Port Awareness**
- **EEPROM Interface for Autoconfiguration** (No CPU Required for Nonmanaged Switch)
- Provides Direct Input/Output (DIO) Interface for Configuration and Statistics Information
- Supports On-Chip Per-Port Storage for Etherstat<sup>™</sup> and Remote Monitoring (RMON) Management Information Bases (MIBs)
- Fabricated in 2.5-/3.3-V Low-Voltage **Technology**
- **Supports Ring-Cascade Mode**
- **Supports Spanning Tree**
- Packaged in 352-Terminal Ball Grid Array **Package**

#### description

The TNETX4090 is a 9-port 100-/1000-Mbit/s nonblocking Ethernet™ switch with an on-chip address-lookup engine. The TNETX4090 provides a low-cost, high-performance switch solution. The TNETX4090 is a fully manageable desktop switch solution achieved by combining the TNETX4090 with physical interfaces and high-bandwidth rambus-based packet memory and a CPU. The TNETX4090 also provides an interface capable of receiving and transmitting simple-network management protocol (SNMP) and bridge protocol data units (BPDU) (spanning tree) frames.

The TNETX4090 provides eight 10-/100-Mbit/s interfaces and one 100-/1000-Mbit/s interface. In half-duplex mode, all ports support back-pressure flow control to reduce the risk of data loss for a long burst of activity. In the full-duplex mode of operation, the device uses IEEE Std 802.3 frame-based flow control. With full-duplex capability, ports 0–7 support 200-Mbit/s aggregate bandwidth connections. Port 8 supports 2 Gbit/s to desktops, high-speed servers, hubs, or other switches in the full-duplex mode. The physical coding sublayer (PCS) function is integrated on chip to provide a direct 10-bit interface to the gigabit Ethernet transceiver. The TNETX4090 also supports port trunking/load sharing on the 10-/100-Mbit ports. This can be used to group ports on interswitch links to increase the effective bandwidth between the systems. In the ring-cascade mode, port 8 can be used to connect multiple devices in a ring topology, which provides a low-cost, high-port-density desktop switch. Pretagging and extended port awareness allow the TNETX4090 to be used as a front end to a router or crossbar switch to build a cost-effective, high-density, high-performance system.

The internal address-lookup engine (IALE) supports up to 2-K unicast/multicast and broadcast addresses and up to 64 IEEE Std 802.1Q VLANs. For interoperability, each port can be programmed as an access port or non-access port to recognize VLAN tags and transmit frames with VLAN tags to other systems that support VLAN tagging. The IALE performs destination- and source-address comparisons and forwards unknown source- and destination-address packets to ports specified via programmable masks.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TI, ThunderSWITCH, and ThunderSWITCH II are trademarks of Texas Instruments Incorporated.

Ethernet and Etherstat are trademarks of Xerox Corporation.

Secure Fast Switching is a trademark of Cabletron Systems, Inc.

Port-trunking and load-sharing algorithms were contributed by Cabletron Systems, Inc. and are derived from, and compatible with, Secure Fast Switching™.



## description (continued)




Figure 1. TNETX4090 Block Diagram

Statistics for the Etherstat, SNMP, and remote-monitoring management information base (RMON MIB) are independently collected for each of the nine ports. Access to the statistics counters is provided via the direct input/output (DIO) interface. Management frames can be received and transmitted via the DIO interface, creating a complete network management solution. Figure 1 is a block diagram of the TNETX4090.

The TNETX4090 memory solution combines low cost and extremely high bandwidth, using 600-Mbit/pin/s concurrent RDRAM. The packet memory has been implemented to maximize efficiency with the RDRAM architecture. Data is buffered internally and transferred to/from packet memory in 128-byte bursts. Extremely high-memory bandwidth is maintained, allowing all ports to be active without bottlenecking at the memory buffer.

The TNETX4090 is fabricated with a 2.5-V technology. The inputs are 3.3-V tolerant and the outputs are capable of directly interfacing to TTL levels. This provides the customer with a broad choice of interfacing device options.

Signal names and their terminal assignments are sorted alphabetically in Table 1.



# The TX4090 Thunder SWITCH II The Properties 100-/1000-MBIT/S ETHERNET SWITCH

### SPWS044E - DECEMBER 1997 - REVISED AUGUST 1999

Co	ontents
Description 1	PCS Duplex LED
Terminal Functions 7	RDRAM Interface
DIO Interface Description	JTAG Interface 47
Receiving/Transmitting Management Frames	HIGHZ Instruction
State of DIO Signal Terminals During Hardware Reset 28	RACBIST Instruction
IEEE Std 802.1Q VLAN Tags on the NM Port	Frame Routing 48
Frame Format on the NM Port	VLAN Support
Full-Duplex NM Port	Address Maintenance
NM Bandwidth and Priority	Port Trunking/Load Sharing54
Interrupt Processing	Port-Trunking Example55
PHY Management Interface	Extended Port Awareness
MAC Interface	Flow Control
Receive Control	Other Flow-Control Mechanisms 57
Giant (Long) Frames	System Test Capabilities
Short Frames	RDRAM 57
Receive Filtering of Frames	Writing RDRAM57
Data Transmission	Reading RDRAM 58
Transmit Control	Internal Wrap Test
Adaptive Performance Optimization (APO)	Duplex Wrap Test59
Interframe Gap Enforcement	Absolute Maximum Ratings
Backoff	Recommended Operating Conditions 60
Receive Versus Transmit Priority	Electrical Characteristics
10-/100-Mbit/s MII (ports 0–7)	Timing Requirements
Speed, Duplex, and Flow-Control Negotiation 34	JTAG Interface
100-/1000-Mbit/s PHY Interface (Port 8)	Control Signals
Speed, Duplex, and Flow-Control Negotiation 36	Physical Medium Attachment Interface (Port 8) 62
Full-Duplex Hardware Flow Control	Receive 62
Pretagging and Extended Port Awareness	Transmit
Ring-Cascade Topology	GMII (Port 8)
EEPROM Interface	MII (Ports 0–8)
Interaction of EEPROM Load With the SIO Register 43	RDRAM Interface
Summary of EEPROM Load Outcomes 43	DIO Interface
Compatibility With Future Device Revisions 44	EEPROM Interface71
LED Interface	LED Interface
Lamp Test	Parameter Measurement Information
Multi-LED Display	Mechanical Data76



# GGP PACKAGE (BOTTOM VIEW)

26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

Table 1. Signal-to-Ball Mapping (Signal Names Sorted Alphabetically)

SIGNAL	BALL	SIGNAL	BALL	SIGNAL	BALL	SIGNAL	BALL	SIGNAL	BALL
NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.
	Y26	GND	AF26	M03_CRS	B6	M06_RXD2	Y3	MDIO	K25
	AC26	GNDa	U24	M03_LINK	A4	M06_RXD3	Y4	MRESET	K24
	AA24	L08_DPLX	AE18	M03_RCLK	C6	M06_RXDV	W1	NC	А3
	AB26	LED_CLK_	AD19	M03_RENEG	C1	M06_RXER	AA2	NC	A24
	Y24	LED_DATA	AE19	M03_RXD0	A5	M06_TCLK	T1	NC	C23
5500_5/11/11	V24	M00-COL	C21	M03_RXD1	B5	M06_TXD0	U1	NC	D2
	U25 U26	M00_CRS	B21 B19	M03_RXD2	C5 D5	M06_TXD1	U2 U3	NC	D3 D6
	T26	M00_LINK	A21	M03_RXD3	C4	M06_TXD2	U3 U4	NC	D0 D24
	R25	M00_RCLK M00_RENEG	C26	M03_RXDV	B4	M06_TXD3 M06_TXEN	V3	NC NC	D24 D25
	T25	M00_RENEG	A20	M03_RXER M03_TCLK	A8	M06_TXER	V3 V2	NC NC	E1
	P24	M00_RXD1	B20	M03_TXD0	A7	M07_COL	AC6	NC NC	E2
	V26	M00_RXD2	C20	M03_TXD1	B7	M07_CRS	AD6	NC	E3
	V25	M00_RXD3	D20	M03_TXD2	C7	M07_LINK	AF3	NC	E4
	AA26	M00_RXDV	D19	M03_TXD3	D7	M07_RCLK	AE6	NC	E23
	L26	M00_RXER	C19	M03_TXEN	B8	M07_RENEG	AD1	NC	E24
1	M26	M00_TCLK	B23	M03_TXER	C8	M07_RXD0	AF7	NC	E25
FLOW	AF8	M00_TXD0	A23	M04_COL	H2	M07_RXD1	AE7	NC	E26
GND	A1	M00_TXD1	A22	M04_CRS	H1	M07_RXD2	AD7	NC	F4
GND	A2	M00_TXD2	B22	M04_LINK	L3	M07_RXD3	AC7	NC	F23
1 ****	A13	M00_TXD3	C22	M04_RCLK	J3	M07_RXDV	AC8	NC	F24
0.15	A14	M00_TXEN	D22	M04_RENEG	F3	M07_RXER	AD8	NC	F25
1 ****	A25 A26	M00_TXER	D21 D16	M04_RXD0	J1 K1	M07_TCLK	AD4 AF5	NC NC	F26 G23
1 -	AF13	M01_COL	C16	M04_RXD1	K2	M07_TXD0	AE5	NC NC	G23 G24
1 0	AF14	M01_CRS M01_LINK	B14	M04_RXD2 M04_RXD3	K3	M07_TXD1 M07_TXD2	AD5	NC NC	G25
GND	B1	M01_LINK M01_RCLK	B16	M04_RXDV	J2	M07_TXD2 M07_TXD3	AC5	NC NC	G26
GND	B3	M01_RENEG	D26	M04_RXER	L4	M07_TXEN	AE4	NC NC	H24
	B24	M01_RXD0	A15	M04_TCLK	F1	M07_TXER	AF4	NC	H25
	B26	M01_RXD1	B15	M04_TXD0	G1	M08_COL	AD12	NC	H26
GND	C2	M01_RXD2	C15	M04_TXD1	G2	M08_CRS	AC12	NC	J24
GND	C25	M01_RXD3	D15	M04_TXD2	G3	M08_EWRAP	AE13	NC	J25
GND	N1	M01_RXDV	A16	M04_TXD3	G4	M08_GTCLK	AF17	NC	J26
1 -	N26	M01_RXER	C14	M04_TXEN	H4	M08_LINK	AE17	NC	K23
GND	P1	M01_TCLK	C17	M04_TXER	H3	M08_LREF	AF12	NC	N23
0.15	P25	M01_TXD0	A19	M05_COL	N2	M08_MII	AC17	NC	N24
1 -	P26	M01_TXD1	A18	M05_CRS	P3 T2	M08_PMA	AD17	NC	N25
1 -	R23 R24	M01_TXD2	B18 C18	M05_LINK	P2	M08_RCLK	AE12 AD13	NC NC	AA4 AB1
0.15	R26	M01_TXD3	B17	M05_RCLK	F2	M08_RFCLK	AF9	NC NC	AB2
	T24	M01_TXEN M01_TXER	A17	M05_RENEG M05_RXD0	R1	M08_RXD0 M08_RXD1	AE9	NC NC	AB3
1 0.10	U23	M02_COL	C11	M05_RXD1	R2	M08 RXD2	AD9	NC NC	AB4
	W23	M02_CCS	B11	M05_RXD1	R3	M08_RXD3	AF10	NC NC	AB23
	W24	M02_LINK	A9	M05_RXD3	R4	M08_RXD4	AE10	NC	AB24
	W25	M02_RCLK	A11	M05_RXDV	T4	M08_RXD5	AD10	NC	AC1
	W26	M02_RENEG	D1	M05_RXER	T3	M08_RXD6	AF11	NC	AC2
	Y23	M02_RXD0	A10	M05_TCLK	L2	M08_RXD7	AE11	NC	AC3
	Y25	M02_RXD1	B10	M05_TXD0	M1	M08_RXDV	AD11	NC	AC24
	AA23	M02_RXD2	C10	M05_TXD1	M2	M08_RXER	AC11	NC	AC25
1	AA25	M02_RXD3	D10	M05_TXD2	M3	M08_TXD0	AF16	NC	AD18
1 -	AB25	M02_RXDV	C9	M05_TXD3	M4	M08_TXD1	AE16	NC	AD26
1 0	AD25	M02_RXER	B9	M05_TXEN	L1	M08_TXD2	AD16	NC	AE8
1 ****	AD25	M02_TCLK	C13	M05_TXER	N3	M08_TXD3	AC16	NC	AF6
1 0	AE1 AE3	M02_TXD0	A12 B12	M06_COL	V1 W3	M08_TXD4	AF15 AE15	NC	AF18
	AE24	M02_TXD1	C12	M06_CRS	AA1	M08_TXD5	AD15		
	AE24 AE26	M02_TXD2 M02_TXD3	D12	M06_LINK M06_RCLK	W2	M08_TXD6 M08_TXD7	AC15		
	AF1	M02_TXD3 M02_TXEN	B13	M06_RENEG	AA3	M08_TXEN	AE14		
	AF2	M02_TXER	D11	M06_RXD0	Y1	M08_TXER	AD14		
	AF25	M03_COL	A6	M06_RXD1	Y2	MDCLK	K26		



# TNETX4090 ThunderSWITCH II<sup>™</sup> 9-PORT 100-/1000-MBIT/S ETHERNET<sup>™</sup> SWITCH

SPWS044E - DECEMBER 1997 - REVISED AUGUST 1999

# Table 2. Signal-to-Ball Mapping (Signal Names Sorted Alphabetically) (Continued)

SIGNAL	BALL	SIGNAL	BALL	SIGNAL	BALL	SIGNAL	BALL	SIGNAL	BALL
NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.
RESET SAD0 SAD1 SCS SDATA0 SDATA1 SDATA2 SDATA3 SDATA4 SDATA5 SDATA6 SDATA7	M23 AF22 AE22 AD22 AF20 AE20 AD20 AC20 AF21 AE21 AD21 AC21	SDMA SINT SRDY SRNW SRXRDY STXRDY TCLK TDI TDO TMS TRST VDD(2.5)	AF24 AF19 AF23 AC22 AE23 AD23 L24 M24 L23 M25 L25 B2	VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5)	B25 C3 C24 D4 D9 D14 D18 D23 J4 J23 N4 P23	VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5) VDD(2.5) VDD(3.3)	V4 V23 AC4 AC9 AC13 AC18 AC23 AD3 AD24 AE2 AE25 D8	VDD(3.3) VDD(3.3) VDD(3.3) VDD(3.3) VDD(3.3) VDD(3.3) VDD(3.3) VDD(3.3) VDD(3.3) VDD(3.3) VDD(3.5)	D13 D17 H23 K4 P4 W4 AC10 AC14 AC19 T23

### **Terminal Functions**

## JTAG interface

TERMI	NAL	1/0	INTERNAL	DESCRIPTION
NAME	NO.	1/0	RESISTOR†	DESCRIPTION
TCLK	L24	I	Pullup	Test clock. Clocks state information and test data into and out of the TNETX4090 during operation of the test port.
TDI	M24	I	Pullup	Test data input. Serially shifts test data and test instructions into the TNETX4090 during operation of the test port. An internal pullup resistor is provided on TDI to ensure JTAG compliance.
TDO	L23	0	None	Test data out. Serially shifts test data and test instructions out of the TNETX4090 during operation of the test port.
TMS	M25	I	Pullup	Test mode select. Controls the state of the test-port controller. An internal pullup resistor is provided on TMS to ensure JTAG compliance.
TRST	L25	I	Pullup	Test reset. Asynchronously resets the test-port controller. An internal pullup resistor is provided on TRST to ensure JTAG compliance.

The Internal resistors are provided to pull signals to known values. The system designers should determine if additional pullups or pulldowns are required in their systems.

## control logic interface

TERMI	NAL	1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
RESET	M23	I	Device reset. Asserted for a minimum of 100 μs after power supplies and clocks have stabilized. The system clock must be operational during reset.
FLOW	AF8	0	Flow control. When flow control is activated (flow in SysControl = 1) and the number of free external memory buffers is below the threshold indicated in FlowThreshold, FLOW is asserted.

# 100-/1000-Mbit/s MAC interface [gigabit media-independent interface (GMII) (port 8)]

TERMINAL NAME	I/O	INTERNAL RESISTOR <sup>†</sup>	DESCRIPTION
M08_PMA	Ι	Pullup	PMA mode. PMA mode can be selected by either pulling M08_PMA low externally, or by setting the reqpma bit in the PortxControl register. If M08_PMA is allowed to float high, the port is configured as either an MII or GMII interface, as determined by the value of the M08_MII terminal.
M08_MII	I	Pullup	MII or GMII selection. The value of this terminal is ignored if $\overline{\text{M08\_PMA}} = 0.100$ -Mbit/s MII mode can be selected by either pulling $\overline{\text{M08\_MII}}$ low externally, or by setting the req100 bit in the PortxControl register. If $\overline{\text{M08\_MII}}$ is allowed to float high, the port is configured as a GMII interface.

<sup>†</sup> Internal resistors are provided to pull signals to known values. The system designers should determine if additional pullups or pulldowns are required in their systems.

## 100-/1000-Mbit/s MAC interface (GMII mode)

TERMINAL NAME	I/O	INTERNAL RESISTOR <sup>†</sup>	DESCRIPTION	
M08_COL	I	Pulldown	Collision sense. Assertion of M08_COL during half-duplex operation indicates network collision Additionally, during full-duplex operation, transmission of new frames does not commence if thi terminal is asserted.	
M08_CRS	I	Pulldown	Carrier sense. M08_CRS indicates a frame carrier signal is being received.	
M08_EWRAP	0	None	Enable wrap. M08_EWRAP reflects the state of the loopback bit in the PCS8Control register.	
M08_GTCLK	0	None	Transmit clock. Transmit clock output to attached physical layer (PHY) device.	
M08_LINK	I	Pulldown	Connection status. M08_LINK indicates the presence of port connection.  — If M08_LINK = 0, there is no link.  — If M08_LINK = 1, the link is OK.	
M08_LREF	0	None	Renegotiate. M08_LREF indicates to the attached PHY device that this device wishes to negotiate a new configuration.  - Following a 0-to-1 transition of neg in PortxControl, M08_LREF is asserted low, and remains low until M08_LINK goes low. If M08_LINK was already low, M08_LREF is still activated for at least one cycle.  - M08_LREF is asserted low for as long as initd in SysControl = 0, regardless of the state of M08_LINK.	
M08_RCLK	-	Pullup	Receive clock. Receive clock source from the attached PHY.	
M08_RFCLK	_	Pullup	Reference clock. Reference clock, used as the clock source for the transmit side of this port and to generate M08_GTCLK.	
M08_RXD7 M08_RXD6 M08_RXD5 M08_RXD4 M08_RXD3 M08_RXD2 M08_RXD1 M08_RXD1	I	Pullup	Receive data. Byte receive data from the attached PHY. When M08_RXDV is asserted, these signals carry receive data. Data on these signals is synchronous to M08_RCLK.	
M08_RXDV	I	Pulldown	Receive data valid. M08_RXDV indicates data on M08_RXD7–M08_RXD0 is valid. This signal is synchronous to M08_RCLK.	
M08_RXER	Ι	Pulldown	Receive error. M08_RXER indicates reception of a coding error on received data.	
M08_TXD7 M08_TXD6 M08_TXD5 M08_TXD4 M08_TXD3 M08_TXD2 M08_TXD1 M08_TXD0	0	None	Transmit data. Byte transmit data. When M08_TXEN is asserted, these signals carry transmit data. Data on these signals is synchronous to M08_GTCLK.	
M08_TXEN	0	None	Transmit enable. M08_TXEN indicates valid transmit data on M08_TXD7-M08_TXD0. This signal is synchronous to M08_GTCLK.	
M08_TXER	0	None	Transmit error. M08_TXER allows coding errors to be propagated between the media-access control (MAC) and the attached PHY. It is asserted at the end of an under-running frame, enabling the device to force a coding error.	

<sup>†</sup> Internal resistors are provided to pull signals to known values. The system designers should determine if additional pullups or pulldowns are required in their systems.



# 100-/1000-Mbit/s MAC interface [physical media attachment (PMA) mode]

TERMINAL NAME	I/O	INTERNAL RESISTOR	DESCRIPTION
M08_COL	ı	Pulldown	Receive byte clock 1. M08_COL is used to input receive byte clock 1 from the attached SERDES device.
M08_CRS	I	Pulldown	Unused. This terminal can be left unconnected.
M08_EWRAP	0	None	Enable wrap. Output to attached SERDES device used to enable loopback testing of that device. M08_EWRAP is asserted when loopback in PCSxControl = 1.
M08_GTCLK	0	None	Transmit clock. Transmit clock output to attached SERDES device.
M08_LINK	I	Pulldown	Signal detect. This can be connected to the signal detect output from the external SERDES device.  - If M08_LINK = 0, there is no signal.  - If M08_LINK = 1, signal is present.
M08_LREF	0	None	Lock to reference. M08_LREF is asserted low during hard reset or when lckref in PortxControl = 1. It is used by the external SERDES device to lock to its reference clock.
M08_RCLK	ı	Pullup	Receive byte clock 0. M08_RCLK is used to input receive byte clock 0 from the attached SERDES device.
M08_RFCLK	I	Pullup	Reference clock. Reference clock, used as the clock source for the transmit side of this port and to generate M08_GTCLK. M08_RFCLK provides the clock source for the entire internal PCS sublayer.
M08_RXD7 M08_RXD6 M08_RXD5 M08_RXD4 M08_RXD3 M08_RXD2 M08_RXD1 M08_RXD0	I	Pullup	Receive data. Least significant eight bits of the 10-bit receive code group. Even-numbered code groups are latched with M08_COL, and odd-numbered code groups are latched with M08_RCLK.
M08_RXDV	I	Pulldown	Receive data valid. M08_RXDV is used to receive the 9th bit of the 10-bit PMA code groups. Even-numbered code groups are latched with M08_COL, and odd-numbered code groups are latched with M08_RCLK.
M08_RXER	I	Pulldown	Receive error. M08_RXER is used to receive the 10th bit of the 10-bit PMA code groups. Even-numbered code groups are latched with M08_COL, and odd-numbered code groups are latched with M08_RCLK.
M08_TXD7 M08_TXD6 M08_TXD5 M08_TXD4 M08_TXD3 M08_TXD2 M08_TXD1 M08_TXD0	0	None	Transmit data. Least significant eight bits of the 10-bit transmit code group. Data on these signals is synchronous to M08_GTCLK.
M08_TXEN	0	None	Transmit enable. M08_TXEN is used to transmit the 9th bit of the 10-bit PMA code groups. Data on this signal is synchronous to M08_GTCLK.
M08_TXER	0	None	Transmit error. M08_TXER is used to transmit the 10th bit of the 10-bit PMA code groups. Data on this signal is synchronous to M08_GTCLK.



# 100-/1000-Mbit/s MAC interface [media-independent interface (MII) mode]

TERMINAL NAME	I/O	INTERNAL RESISTOR	DESCRIPTION
M08_COL	I	Pulldown	Collision sense. Assertion of M08_COL during half-duplex operation indicates network collision. Additionally, during full-duplex operation, transmission of new frames does not commence if this terminal is asserted.
M08_CRS	I	Pulldown	Carrier sense. M08_CRS indicates a frame carrier signal is being received.
M08_EWRAP	0	None	Enable wrap. M08_EWRAP reflects the state of the loopback bit in the PCS8Control register.
M08_GTCLK	0	None	Unused. This terminal can be left unconnected.
			Connection status. M08_LINK indicates the presence of port connection.
M08_LINK	_	Pulldown	<ul><li>If M08_LINK = 0, there is no link.</li><li>If M08_LINK = 1, the link is OK.</li></ul>
M08_LREF	0	None	Renegotiate. M08_LREF indicates to the attached PHY device that this device wishes to negotiate a new configuration.  - Following a 0-to-1 transition of neg in PortxControl, M08_LREF is asserted low, and remains low until M08_LINK goes low. If M08_LINK was already low, M08_LREF is still activated for at least one cycle.  - M08_LREF is asserted low for as long as initd in SysControl = 0, regardless of the state of M08_LINK.
M08_RCLK	_	Pullup	Receive clock. Receive clock source from the attached PHY or PMI device.
M08_RFCLK	I	Pullup	Transmit clock. Transmit clock from the attached PHY or PMI device.
M08_RXD7 M08_RXD6	I	Pullup	Unused. These terminals can be left unconnected.
M08_RXD5	I/O <sup>†</sup>	Pullup	IEEE Std 802.3x pause frame support selection  — If pulled low either internally or by the attached PHY or PMI device, M08_RXD5 causes the port to not support pause frames.  — If not pulled low, the port does not support pause frames.
M08_RXD4	1/0†	Pullup	Duplex selection [force half duplex (active low)]  — If pulled low either internally or by the attached PHY or PMI device, the port operates in half-duplex mode.  — If not pulled low, the port operates in full-duplex mode.
M08_RXD3 M08_RXD2 M08_RXD1 M08_RXD0	_	Pullup	Receive data. Nibble-wide receive data from the attached PHY or PMI device. When M08_RXDV is asserted, these signals carry receive data. Data on these signals is synchronous to M08_RCLK.
M08_RXDV	I	Pulldown	Receive data valid. M08_RXDV indicates data on M08_RXD3–M08_RXD0 is valid. This signal is synchronous to M08_RCLK.
M08_RXER	I	Pulldown	Receive error. Indicates reception of a coding error on received data.
M08_TXD7 M08_TXD6 M08_TXD5 M08_TXD4	0	None	Unused. These terminals can be left unconnected, but are driven low.
M08_TXD3 M08_TXD2 M08_TXD1 M08_TXD0	0	None	Transmit data. Nibble-wide transmit data. When M08_TXEN is asserted, these signals carry transmit data. Data on these signals is synchronous to M08_RFCLK.

<sup>†</sup> Not a true bidirectional terminal. It can only be actively pulled down.



# 100-/1000-Mbit/s MAC interface [media-independent interface (MII) mode] (continued)

TERMINAL NAME	I/O	INTERNAL RESISTOR	DESCRIPTION
M08_TXEN	0	None	Transmit enable. M08_TXEN indicates valid transmit data on M08_TXD3–M08_TXD0. This signal is synchronous to M08_RFCLK.
M08_TXER	0	None	Transmit error. M08_TXER allows coding errors to be propagated between the MAC and the attached PHY. It is asserted at the end of an under-running frame, enabling the device to force a coding error.

# 10-/100-Mbit/s MAC interface (MII mode) (ports 0-7)

TERMINA	TERMINAL		INTERNAL	DECORPTION		
NAME	NO.	I/O	RESISTOR	DESCRIPTION		
M00_COL M01_COL M02_COL M03_COL M04_COL M05_COL M06_COL M07_COL	C21 D16 C11 A6 H2 N2 V1 AC6	-	Pulldown	Collision sense. Assertion of Mxx_COL indicates network collision. In full-duplex mode, the port does not start transmitting a new frame if this signal is active; the value of this terminal is ignored at all other times.		
M00_CRS M01_CRS M02_CRS M03_CRS M04_CRS M05_CRS M06_CRS M07_CRS	B21 C16 B11 B6 H1 P3 W3 AD6	-	Pulldown	Carrier sense. Indicates a frame-carrier signal is being received.		
M00_LINK M01_LINK M02_LINK M03_LINK M04_LINK M05_LINK M06_LINK M07_LINK	B19 B14 A9 A4 L3 T2 AA1 AF3	-	Pulldown	Connection status. Indicates the presence of port connection:  - If Mxx_LINK = 0, there is no link.  - If Mxx_LINK = 1, the link is OK.  An internal pullup resistor is provided.		
M00_RCLK M01_RCLK M02_RCLK M03_RCLK M04_RCLK M05_RCLK M06_RCLK M07_RCLK	A21 B16 A11 C6 J3 P2 W2 AE6	_	Pullup	Receive clock. Receive clock source from the attached PHY device.		

# 10-/100-Mbit/s MAC interface (MII mode) (ports 0-7) (continued)

TERMINAL NAME NO.	I/O	INTERNAL RESISTOR	DESCRIPTION			
M00_RENEG	0	None	Renegotiate. Indicates to the attached PHY device that this port wishes to renegotiate a new configuration.			
M00_RXDV         D19           M01_RXDV         A16           M02_RXDV         C9           M03_RXDV         C4           M04_RXDV         J2           M05_RXDV         T4           M06_RXDV         W1           M07_RXDV         AC8	ı	Pulldown	Receive data valid. Indicates data on Mxx_RXD7-Mxx_RxD0. is valid. This signal is synchronous to Mxx_RCLK.			
M00_RXD3         D20           M00_RXD2         C20           M00_RXD1         B20           M00_RXD0         A20           M01_RXD3         D15           M01_RXD1         B15           M01_RXD0         A15           M02_RXD3         D10           M02_RXD1         B10           M02_RXD1         B10           M02_RXD3         D5           M03_RXD3         D5           M03_RXD1         B5           M03_RXD1         B5           M04_RXD3         K3           M04_RXD4         K1           M04_RXD1         K1           M04_RXD2         K2           M04_RXD3         R4           M05_RXD3         R4           M05_RXD3         R4           M05_RXD1         R2           M05_RXD1         R2           M05_RXD1         R2           M06_RXD3         Y4           M06_RXD1         Y2           M06_RXD1         Y1           M07_RXD3         AC7           M07_RXD1         AE7           M07_RXD0         AF7	ı	Pullup	Receive data. Nibble receive data from the attached PHY device. Data on these signals is synchronous to Mxx_RCLK. When Mxx_RXDV and Mxx_RXER are low, these terminals are sampled the cycle before Mxx_LINK goes high to configure the port, based on capabilities negotiated by the attached PHY device as follows:  - Mxx_RXD0 indicates full-duplex mode when high; half duplex when low, and sets duplex in PortxStatus.  - Mxx_RXD1 indicates IEEE Std 802.3 pause frame support when high; no pause when low, and sets pause in PortxStatus.  - Mxx_RXD2 indicates 100 Mbit/s when high; 10 Mbit/s when low, and sets speed in PortxStatus.  - Mxx_RXD3 is unused and is ignored.			



# 10-/100-Mbit/s MAC interface (MII mode) (ports 0-7) (continued)

TERMINAL NAME NO.	I/O	INTERNAL RESISTOR	DESCRIPTION		
M00_RXER C19 M01_RXER C14 M02_RXER B9 M03_RXER B4 M04_RXER L4 M05_RXER T3 M06_RXER AA2 M07_RXER AD8	ı	Pulldown	Receive error. Indicates reception of a coding error on received data.		
M00_TCLK B23 M01_TCLK C17 M02_TCLK C13 M03_TCLK A8 M04_TCLK F1 M05_TCLK L2 M06_TCLK T1 M07_TCLK AD4	ı	Pullup	Transmit clock. Transmit clock source from the attached PHY or PMI device.		
M00_TXD3         C22           M00_TXD2         B22           M00_TXD1         A22           M00_TXD0         A23           M01_TXD2         B18           M01_TXD1         A18           M01_TXD0         A19           M02_TXD3         D12           M02_TXD1         B12           M02_TXD1         B12           M02_TXD0         A12           M03_TXD3         D7           M03_TXD3         D7           M03_TXD3         B7           M03_TXD1         B7           M03_TXD1         B7           M04_TXD3         G4           M04_TXD3         G4           M04_TXD1         G2           M04_TXD1         G2           M04_TXD3         M4           M05_TXD3         M4           M05_TXD1         M2           M05_TXD1         M2           M06_TXD3         U4           M06_TXD1         U2           M06_TXD0         U1           M07_TXD3         AC5           M07_TXD1         AE5           M07_TXD0         AF5	0	None	Transmit data. Byte transmit data. When Mxx_TXEN is asserted, these signals carry transmit data. Data on these signals is synchronous to Mxx_TCLK. When Mxx_TXEN, Mxx_TXER, and Mxx_LINK are all low, these terminals indicate the desired capabilities for autonegotiation as follows:  - Mxx_TXD0 indicates full-duplex capability when high; half duplex when low, as determined by reqhd in PortxControl Mxx_TXD1 indicates IEEE Std 802.3 pause frame support when high; no pause when low, as determined by reqnp in PortxControl Mxx_TXD2 indicates 100 Mbit/s when high; 10 Mbit/s when low, as determined by req10 in PortxControl Mxx_TXD3 is unused and is 0.		

# 10-/100-Mbit/s MAC interface (MII mode) (ports 0-7) (continued)

1	TERMINAL		INTERNAL	DESCRIPTION	
NAME	NO.		RESISTOR		
M00_TXEN M01_TXEN M02_TXEN M03_TXEN M04_TXEN M05_TXEN M06_TXEN M07_TXEN	D22 B17 B13 B8 H4 L1 V3 AE4	0	None	Transmit enable. Indicates valid transmit data on Mxx_TXDn. This signal is synchronous to Mxx_TCLK.	
M00_TXER M01_TXER M02_TXER M03_TXER M04_TXER M05_TXER M06_TXER M07_TXER	D21 A17 D11 C8 H3 N3 V2 AF4	0	None	Transmit error. Allows coding errors to be propagated across the MII. Mxx_TXER is asserted at the end of an under-running frame, enabling the TNETX4090 to force a coding error.	

# MII management interface

TERMIN	TERMINAL		INTERNAL	DECORPTION	
NAME	NO.	I/O	RESISTOR	DESCRIPTION	
MDCLK	K26	0	Pullup	Serial MII management data clock. Disabled [high-impedance (Z) state] through the use of the serial input/output (SIO) register. An internal pullup resistor is provided.	
MDIO	K25	I/O	Pullup	Serial MII management data input/output. Disabled [high-impedance (Z) state] through the use of the SIO register. An internal pullup resistor is provided.	
MRESET	K24	0	Pullup	Serial MII management reset. Disabled [high-impedance (Z) state] through the use of the SIO register. An internal pullup resistor is provided.	



# **Terminal Functions (Continued)**

## **RDRAM** interface

TERMINA	L	1/0	INTERNAL	DESCRIPTION			
NAME	NO.	1/0	RESISTOR	DESCRIPTION			
DBUS_CTL	Y26	0	None	Bus control. Controls signal-to-frame packets, transmits part of the operation code, initiates data transfers, and terminates data transfers. This is a rambus signal logic (RSL) signal (see Note 1).			
DBUS_DATA0 DBUS_DATA1 DBUS_DATA2 DBUS_DATA3 DBUS_DATA4 DBUS_DATA5 DBUS_DATA6 DBUS_DATA7 DBUS_DATA8	AC26 AA24 AB26 Y24 V24 U25 U26 T26 R25	I/O	None	Bus data. Signal lines for request, write-data, and read-data packets. The request packet contains the address, operation codes, and other control information. These are RSL signals (see Note 1).			
DBUS_EN	T25	0	None	Bus enable. Controls signal-to-transfer column addresses for random-access (nonsequential) transactions. This is an RSL signal (see Note 1).			
DCCTRL	P24	_	None	Current control program. Connected to the current control resistor whose other terminal is connected to the termination voltage.			
DRX_CLK	V26	0	None	Receive clock. This signal is derived from DTX_CLK. This is an RSL signal (see Note 1). It is connected directly to DTX_CLK in the TNETX4090.			
DTX_CLK	V25	I	None	Transmit clock. This is an RSL signal (see Note 1). The primary internal clock is derived from this signal.			
DVREF	AA26	I	None	Reference voltage. Logic threshold reference voltage for RSL signals.			

NOTE 1: RSL is a low-voltage swing, active-low signaling technology.



## **DIO** interface

TERMIN NAME	NAL NO.	I/O	INTERNAL RESISTOR	DESCRIPTION		
SAD0 SAD1	AF22 AE22	I	Pullup	DIO address bus. Selects the internal host registers provided SDMA is high. Internal pullup resistors are provided.		
SCS	AD22	-	Pullup	DIO chip select. When low, SCS indicates a DIO port access is valid. An internal pullup resistor is provided.		
SDATA0 SDATA1 SDATA2 SDATA3 SDATA4 SDATA5 SDATA6 SDATA7	AF20 AE20 AD20 AC20 AF21 AE21 AD21 AC21	I/O	Pullup	DIO data bus. Byte-wide bidirectional DIO port. External pullup resistors are required.		
SDMA	AF24	I	Pullup	DIO DMA select. When low, SDMA modifies the behavior of the DIO interface to allow it to operate efficiently with an external direct memory access (DMA) controller. SAD0 and SAD1 are not used to select the internal host register for the access. Instead, the DIO address to access internal registers is provided by the DMAAddress register, and one of two host register addresses is selected according to dmainc in SysControl. An internal pullup resistor is provided.		
SINT	AF19	0	None	Interrupt. Interrupt to the attached microprocessor. The interrupt type can be found in the Int register.		
SRDY	AF23	0	Pullup	DIO ready. When low during reads, SRDY indicates to the host when data is valid to be read. When low during writes, SRDY indicates when data has been received. SRDY is driven high for one clock cycle before placing the output in high impedance after SCS is taken high. An internal pullup resistor is provided.		
SRNW	AC22	I	Pullup	DIO read not write  - When high, read operation is selected.  - When low, write operation is selected.  An internal pullup resistor is provided.		
SRXRDY	AE23	0	None	Network management (NM) port, receive ready. When high, SRXRDY indicates that the NM port's receive buffers are completely empty and the NM port is able to receive a frame of any size up to 1535 bytes in length.		
STXRDY	AD23	0	None	Network management (NM) port, transmit ready. When high, STXRDY indicates that at least one buffer of frame data is available to be read by the management CPU. It outputs a 1 if any of the end-of-frame (eof), start-of-frame (sof), or interior-of-frame (iof) bits in NMTxControl is set to 1, otherwise, it outputs 0.		

## **EEPROM** interface

TERM	TERMINAL NAME NO.		INTERNAL	DESCRIPTION		
NAME			RESISTOR	DESCRIPTION		
ECLK	LK L26 O None		None	EEPROM data clock. An internal pullup resistor is provided.		
EDIO	EDIO M26 I/O Pullup		Pullup	EEPROM data input/output. An internal pullup resistor is provided.		



# **Terminal Functions (Continued)**

## **LED** interface

TERMIN	TERMINAL I/O		INTERNAL	DESCRIPTION	
NAME			RESISTOR	DESCRIPTION	
LED_CLK	AD19	0	None	LED clock. Serial shift clock for the LED status data.	
LED_DATA	DATA AE19 O None		None	LED data. Serial LED status data.	

## 100-/1000-Mbit/s port PCS LED interface

1 1/0 1		INTERNAL RESISTOR	DESCRIPTION	
L08_DPLX	AE18		None	Duplex LED. When in PMA mode, this terminal is low if the port is configured for full-duplex operation. It is high at all other times.

# power supply

	TERMINAL	DESCRIPTION	
NAME	NO.	DEGORITION	
GND	A1, A2, A13, A14, A25, A26, AF13, AF14, B1, B3, B24, B26, C2, C25, N1, N26, P1, P25, P26, R23, R24, R26, T24, U23, W23, W24, W25, W26, Y23, Y25, AA23, AA25, AB25, AD2, AD25, AE1, AE3, AE24, AE26, AF1, AF2, AF25, AF26	Ground. The 0-V reference for the TNETX4090.	
GNDa	U24	Ground. The 0-V reference for the analog functions within the rambus ASIC cell (RAC).	
V <sub>DD(2.5)</sub>	B2, B25, C3, C24, D4, D9, D14, D18, D23, J4, J23, N4, P23, V4, V23, AC4, AC9, AC13, AC18, AC23, AD3, AD24, AE2, AE25	2.5-V supply voltage. Power for the core.	
V <sub>DD(3.3)</sub>	D8, D13, D17, H23, K4, P4, W4, AC10, AC14, AC19	3.3-V supply voltage. Power for the I/Os.	
V <sub>DD</sub> a <sub>(2.5)</sub>	T23	2.5-V supply voltage. Power for the analog functions within the RAC.	

## **DIO** interface description

The DIO is a general-purpose interface that is used with a range of microprocessor or computer system interfaces. The interface is backward compatible with the existing TI ThunderSWITCH™ products. The DIO provides new signals to support external DMA controllers for improved performance.

This interface configures the switch using the attached CPU, and to access statistics registers (see Table 2). DIO accesses the NM port to allow frame data to be transferred between the CPU and the switch to support spanning tree, SNMP, and RMON. The CPU reads and writes packets directly under software control or an external DMA controller can be used to improve performance. See *TNETX4090 Programmer's Reference Guide*, literature number SPAU003, for description of registers.

Table 2. DIO Internal Register Address Map

BYTE 3	BYTE 2	BYTE 1	BYTE 0	DIO ADDRESS	
Port10	Control	Port0C	0x0000		
Port30	Control	Port2C	Control	0x0004	
Port50	Control	Port4C	Control	0x0008	
Port70	Control	Port6C	ontrol	0x000C	
Rese	erved	Port8C	ontrol	0x0010	
	Rese	erved		0x0014-0x003C	
Reserved	UnkVLANPort	MirrorPort	UplinkPort	0x0040	
Rese	erved	AgingTh	reshold	0x0044	
	Rese	erved		0x0048-0x004C	
	NLear	nPorts		0x0050	
	TxBloc	kPorts		0x0054	
	RxUniBlo	ockPorts		0x0058	
	RxMultiB	lockPorts		0x005C	
	UnkUr	niPorts		0x0060	
	UnkMu	lltiPorts		0x0064	
	UnkSr	cPorts		0x0068	
	NewVLA	NIntPorts		0x006C	
	Rese	erved		0x0070-0x007C	
TrunkMap3	TrunkMap2	TrunkMap1	TrunkMap0	0x0080	
TrunkMap7	TrunkMap6	TrunkMap5	TrunkMap4	0x0084	
Trunk3Ports	Trunk2Ports	Trunk1Ports	Trunk0Ports	0x0088	
	Reserved		RingPorts	0x008C	
	Rese	erved		0x0090-0x009C	
DevCode	Reserved	SIO	Revision	0x00A0	
DevNode[23:16]	DevNode[31:24]	DevNode[39:32]	DevNode[47:40]	0x00A4	
Rese	erved	DevNode[7:0]	DevNode[15:8]	0x00A8	
	MCastLimit MCastLimit				
RamStatus	RamControl	Rese	0x00E0		
	Rese	erved	0x00E4		
PauseT	ime100	PauseT	0x00E8		
PauseTi	me1000	Rese	0x00EC		
Reserved		FlowThreshold		0x00F0	
Rese	erved	LEDC	ontrol	0x00F4	



# Table 2. DIO Internal Register Address Map (Continued)

BYTE 3	BYTE 2	BYTE 1	BYTE 0	DIO ADDRESS					
Syst	0x00F8								
	Reserved (for EEPROM CRC)								
	VLAN0Ports								
	VLAN1Ports								
	VLAN2Ports								
	VLAN3Ports VLAN3Ports								
	VLAN3Ports  VLAN4Ports								
	VLAN4Ports VLAN5Ports								
	VLAN5Ports VLAN6Ports								
	VLAN	7Ports		0x011C					
	VLAN7Ports VLAN8Ports								
	VLANS	9Ports		0x0124					
	VLAN9Ports VLAN10Ports								
	VLAN10Ports VLAN11Ports								
	VLAN11Ports  VLAN12Ports								
	VLAN12Ports  VLAN13Ports								
	VLAN1	4Ports		0x0138					
	VLAN1	5Ports		0x013C					
	VLAN16Ports								
	VLAN17Ports  VLAN17Ports								
	VLAN1	8Ports		0x0148					
	VLAN1	9Ports		0x014C					
	VLAN2	OPorts		0x0150					
	VLAN2	1Ports		0x0154					
	VLAN2	2Ports		0x0158					
	VLAN2	3Ports		0x015C					
	VLAN2	4Ports		0x0160					
	VLAN2	5Ports		0x0164					
	VLAN2			0x0168					
	VLAN2	Prorts		0x016C					
	VLAN2			0x0170					
	VLAN2	9Ports		0x0174					
	VLAN3			0x0178					
	VLAN3			0x017C					
	VLAN3			0x0180					
	VLAN3			0x0184					
	VLAN3			0x0188					
	VLAN3			0x018C					
	VLAN3			0x0190					
	VLAN3			0x0194					
	VLAN3			0x0198					
	VLAN3			0x019C					



## Table 2. DIO Internal Register Address Map (Continued)

BYTE 3	BYTE 2	BYTE 1	BYTE 0	DIO ADDRESS
	VLAN4	0Ports		0x01A0
	VLAN4	1Ports		0x01A4
	VLAN4	2Ports		0x01A8
	VLAN4	3Ports		0x01AC
	VLAN4	4Ports		0x01B0
	VLAN4	5Ports		0x01B4
	VLAN4	6Ports		0x01B8
	VLAN4	7Ports		0x01BC
	VLAN4	8Ports		0x01C0
	VLAN4	9Ports		0x01C4
	VLAN5	0Ports		0x01C8
	VLAN5	1Ports		0x01CC
	VLAN5	2Ports		0x01D0
	VLAN5	3Ports		0x01D4
	VLAN5	4Ports		0x01D8
	VLAN5	5Ports		0x01DC
	VLAN5	6Ports		0x01E0
	VLAN5	7Ports		0x01E4
	VLAN58Ports			
VLAN59Ports				0x01EC
VLAN60Ports				0x01F0
	VLAN61Ports			
	VLAN62Ports			0x01F8
	VLAN6	3Ports		0x01FC
	Rese	rved		0x0200-0x02FC
VLAN10	DIC	VLAN	0QID	0x0300
VLAN3QID		VLAN	2QID	0x0304
VLAN50	VLAN5QID		4QID	0x0308
VLAN70	DIC	VLAN	6QID	0x030C
VLAN90	DIC	VLAN	8QID	0x0310
VLAN11	QID	VLAN:	10QID	0x0314
VLAN13QID			12QID	0x0318
VLAN15	QID	VLAN:	14QID	0x031C
VLAN17	QID	VLAN:	16QID	0x0320
VLAN19	QID	VLAN <sup>-</sup>	18QID	0x0324
VLAN21QID		VLAN	20QID	0x0328
VLAN23QID VLAN22QID			0x032C	
VLAN25	QID	VLAN	24QID	0x0330
VLAN27	QID	VLAN	26QID	0x0334
VLAN29	QID	VLAN	28QID	0x0338
VLAN31	QID	VLAN:	30QID	0x033C
VLAN33	VLAN33QID		32QID	0x0340
VLAN35	QID	VLAN;	34QID	0x0344



Table 2. DIO Internal Register Address Map (Continued)

ВҮТЕ 3	BYTE 2	BYTE 1	BYTE 0	DIO ADDRESS
VLAN37QID		VLAN36QID		0x0348
VLAN	VLAN39QID		VLAN38QID	
VLAN	VLAN41QID		I40QID	0x0350
VLAN	43QID	VLAN	I42QID	0x0354
VLAN	45QID	VLAN	I44QID	0x0358
VLAN	47QID	VLAN	I46QID	0x035C
VLAN	49QID	VLAN	I48QID	0x0360
VLAN	51QID	VLAN	I50QID	0x0364
VLAN	53QID	VLAN	I52QID	0x0368
VLAN	55QID	VLAN	I54QID	0x036C
VLAN	57QID	VLAN	I56QID	0x0370
VLAN	59QID	VLAN	I58QID	0x0374
VLAN	61QID	VLAN	I60QID	0x0378
VLAN	63QID	VLAN	l62QID	0x037C
Port1	QTag	Port	)QTag	0x0380
Port3	QTag	Port2	2QTag	0x0384
Ports	QTag	Port	4QTag	0x0388
Port7	'QTag	Port	6QTag	0x038C
Res	erved	Port8QTag		0x0390
	Rese	erved		0x0394-0x03FC
Port1	Status	Port0Status		0x0400
Port3	Port3Status		Port2Status	
Port5	Status	Port4	Status	0x0408
Port7	Status	Port6Status		0x040C
Res	Reserved		Port8Status	
Rese		erved		0x0414-0x043C
FindNode[23:16]	FindNode[31:24]	FindNode[39:32]	FindNode[47:40]	0x0440
FindVLAN	FindControl	FindNode[7:0]	FindNode[15:8]	0x0444
	Find	lPort		0x0448
NewNode[23:16]	NewNode[31:24]	NewNode[39:32]	NewNode[47:40]	0x044C
Res	erved	NewNode[7:0]	NewNode[15:8]	0x0450
New	NewVLAN		vPort	0x0454
AddNode[23:16]	AddNode[31:24]	AddNode[39:32]	AddNode[47:40]	0x0458
AddVLAN	AddDelControl	AddNode[7:0]	AddNode[15:8]	0x045C
Addi		lPort		0x0460
AgedNode[23:16]	AgedNode[31:24]	AgedNode[39:32]	AgedNode[47:40]	0x0464
AgedVLAN	AgedPort	AgedNode[7:0]	AgedNode[15:8]	0x0468
DelNode[23:16]	DelNode[31:24]	DelNode[39:32]	DelNode[47:40]	0x046C
DelVLAN DelPort		DelNode[7:0]	DelNode[15:8]	0x0470
Aging(	0x0474			
	Reserved			
	XMultiGroup17			
	XMultiGroup18			0x0548



## Table 2. DIO Internal Register Address Map (Continued)

BYTE 3	BYTE 2	BYTE 1	BYTE 0	DIO ADDRESS
	0x054C			
XMultiGroup20				0x0550
XMultiGroup21				0x0554
XMultiGroup22				0x0558
	XMultiGroup23			
	XMultiG	roup24		0x0560
	XMultiG	roup25		0x0564
	XMultiG	roup26		0x0568
	XMultiG	roup27		0x056C
	XMultiG	roup28		0x0570
	XMultiG	roup29		0x0574
	XMultiG	roup30		0x0578
	XMultiG	roup31		0x057C
	XMultiG	roup32		0x0580
	XMultiG	roup33		0x0584
	XMultiG	roup34		0x0588
	XMultiG	roup35		0x058C
	XMultiG	roup36		0x0590
	XMultiG	roup37		0x0594
	XMultiG	roup38		0x0598
	XMultiG	roup39		0x059C
	XMultiG	roup40		0x05A0
	XMultiG	roup41		0x05A4
	XMultiG	roup42		0x05A8
	XMultiG	roup43		0x05AC
	XMultiG	roup44		0x05B0
	XMultiG	roup45		0x05B4
	XMultiG	roup46		0x05B8
	XMultiG	roup47		0x05BC
	XMultiG	roup48		0x05C0
	XMultiG	roup49		0x05C4
	XMultiG	roup50		0x05C8
	XMultiG	roup51		0x05CC
	XMultiG	roup52		0x05D0
	XMultiG	roup53		0x05D4
	XMultiG	roup54		0x05D8
	XMultiGroup55			
	XMultiGroup56			
	XMultiGroup57			
	XMultiGroup58			
XMultiGroup59			0x05EC	
	XMultiG	roup60		0x05F0



# The TX4090 Thunder SWITCH II The Properties 100-/1000-MBIT/S ETHERNET SWITCH

SPWS044E - DECEMBER 1997 - REVISED AUGUST 1999

# Table 2. DIO Internal Register Address Map (Continued)

ВҮТЕ 3	BYTE 2	BYTE 1	BYTE 0	DIO ADDRESS		
	XMultiGroup61					
	XMultiGroup62			0x05F8		
	XMultiG	Group63		0x05FC		
	Rese	erved		0x0600-0x060C		
PCS8S	Status	PCS80	Control	0x0700		
	Rese	erved		0x0704		
PCS8A	NLinkP	PCS8Af	NAdvert	0x0708		
PCS8/	ANNxt	PCS8A	NExp	0x070C		
Rese	rved	PCS8AN	LinkPNxt	0x0710		
	Rese	erved		0x0714-0x0718		
PCS8E	PCS8ExStatus Reserved			0x071C		
	Reserved			0x0720-0x07FC		
Reserved DMAAddress			0x0800			
Reserved	Int		0x0804			
Reserved	IntEnable		0x0808			
SysTest	FreeStackLength		0x080C			
	RAMAddress			0x0810		
	Reserved RAMData			0x0814		
Reserved	NMRxControl		0x0818			
Reserved	NMTxControl		0x081C			
	Reserved NMData			0x0820		
	Reserved			0x0824-0x0FFC		
	Manufacturing test registers (internal use only)			0x1000-0x10FF		
	Reserved			0x1900-0x3FFC		
	Hardware reset			0x4000-0x5FFC		

# TNETX4090 ThunderSWITCH II<sup>™</sup> 9-PORT 100-/1000-MBIT/S ETHERNET<sup>™</sup> SWITCH

SPWS044E - DECEMBER 1997 - REVISED AUGUST 1999

## **DIO** interface description (continued)

Table 3 and Table 4 list the least significant byte address for the port-specific statistics. Each statistic is four bytes long. To determine the address of a particular statistic, replace the xx in the head column with the characters from the tail address. Table 3 has two tail columns: one for even-numbered ports and the other for odd-numbered ports. See the *TNETX4090 Programmer's Reference Guide*, literature number SPAU003, for a detailed description of the statistic registers.

#### Example:

Port 7 head = 0x83xx

64-octet frames tail = A8 (odd-numbered port)

Port 7 octet frames statistic = 0x83A8



Table 3. Port Statistics 1

			TA	\IL
PORT NO.	HEAD	STATISTIC	EVEN PORTS	ODD PORTS
0	0x80xx	Receive octet	00	80
1	0x80xx	Good receive frames	04	84
2	0x81xx	Broadcast receive frames	08	88
3	0x81xx	Multicast receive frames	0C	8C
4	0x82xx	Receive CRC errors	10	90
5	0x82xx	Receive align/code errors†	14	84
6	0x83xx	Oversized receive frames	18	98
7	0x83xx	Receive jabbers	1C	9C
8	0x84xx	Undersized receive frames	20	A0
NM	0x84xx	Receive fragments	24	A4
	0x85xx	64-octet frames	28	A8
	0x85xx	65–127 octet frames	2C	AC
	0x86xx	128–255 octet frames	30	В0
	0x86xx	256–511 octet frames	34	В4
	0x87xx	512–1023 octet frames	38	B8
	0x87xx	1024–1518 octet frames	3C	ВС
	0x88xx	Net octets	40	C0
	0x88xx	SQE test errors <sup>†</sup>	44	C4
	0x89xx	Tx octets	48	C8
	0x89xx	Good transmit frames	4C	CC
Reserved	0x8Axx	Single-collision transmit frames†	50	D0
Reserved	0x8Axx	Multiple-collision transmit frames†	54	D4
	0x8Bxx	Carrier sense errors†	58	D8
	0x8Bxx	Deferred transmit frames†	5C	DC
	0x8Cxx	Late collisions <sup>†</sup>	60	E0
	0x8Cxx	Excessive collisions <sup>†</sup>	64	E4
	0x8Dxx	Broadcast transmit frames	68	E8
	0x8Dxx	Filtered receive frames	6C	EC
	0x8Exx	Filtered receive frames	70	F0
	0x8Exx	Transmit data errors	74	F4
	0x8Fxx	Collisions <sup>†</sup>	78	F8
	0x8Fxx	Receive overruns	7C	FC

<sup>&</sup>lt;sup>†</sup> The NM port does not have this statistic. This address is reserved on the NM port.

### **Table 4. Port Statistics 2**

PORT NO.	HEAD	STATISTIC	TAIL (ALL PORTS)
0	0x900x	Pause transmit frames <sup>†</sup>	0
1	0x901x	Pause receive frames†	4
2	0x902x	Security violations	8
3	0x903x	Reserved	С
4	0x904x		
5	0x905x		
6	0x906x		
7	0x907x		
8	0x908x		
NM	0x909x		
	0x90Ax		
	0x90Bx		
	0x90Cx		
	0x90Dx		
	0x90Ex		
	0x90Fx		
	0x910x		
	0x911x		
	0x912x		
	0x913x		
Reserved	0x914x		
Neserved	0x915x		
	0x916x		
	0x917x		
	0x918x		
	0x919x		
	0x91Ax		
	0x91Bx		
	0x91Cx		
	0x91Dx		
	0x91Ex		
† The ADM	0x91Fx	on the second of the Telescond on	'

 $<sup>\</sup>ensuremath{^{\dagger}}$  The NM port does not have this statistic. This address is reserved on the NM port.

## **DIO interface description (continued)**

**Table 5. Address-Lookup Statistics** 

PORT NO.	HEAD	STATISTIC
N/A	0x9200-0x9FFC	Reserved
N/A	0xA000	Unknown unicast destination addresses
N/A	0xA004	Unknown multicast destination addresses
N/A	0xA008	Unknown source addresses
N/A	0xA00C-0xFFFC	Reserved

When accessing the statistics values from the DIO port, it is necessary to perform four 1-byte DIO reads to obtain the full 32-bit counter. Counters always should be read in ascending byte-address order (0, 1, 2, 3). To prevent the counter being updated while reading the four bytes, the entire 32-bit counter value is transferred to a holding register when byte 0 is read.

To provide ease of use with both big- and little-endian CPUs, two alternative byte-ordering schemes are supported. The mode of operations can be selected through the StatControl register.

## receiving/transmitting management frames

Frames originating within the host are written to the NM port via the NMRxControl and NMData registers. Once a frame has been fully written, it is then received by the switch and routed to the destination port(s).

Frames that were routed to this port from any of the switch ports are placed in a queue until the host is ready to read them via the NMTxControl and NMData registers. They then are effectively transmitted out of the switch.

SDMA can be used to transmit or receive management frames (the SAD1–SAD0 terminals are ignored when SDMA is asserted) (see Table 6). When SDMA is asserted, the switch uses the value in the DMAAddress register instead of the DIO address registers to access frame data (this also can be used to access the switch statistics). STXRDY and SRXRDY, the interrupts, freebuffs, eof, sof, and iof mechanisms can be used, as desired, to prevent unwanted stalls on the DIO bus during busy periods.

**Table 6. DMA Interface Signals** 

SIGNAL	DESCRIPTION	
SDMA	Automatically sets up DIO address using the DMAAddress register	
STXRDY	Indicates that at least one data frame buffer can be read by the management CPU	
SRXRDY	Indicates that the management CPU can write a frame of any size up to 1535 bytes	

#### state of DIO signal terminals during hardware reset

The CPU can perform a hardware reset by writing to an address in the range of 0x40–0x5F (writes to a DMA address in this range have no effect on reset); this is equivalent to asserting the hardware RESET terminal with the following exceptions. During hardware reset, the output and bidirectional DIO terminals behave as shown in Table 7.

- DIO interface continues to operate. The reset condition remains active until SCS is driven high. SRDY does
  not become high impedance or resistively pulled high (unlike a true hardware reset), so it still can be used
  as a normal acknowledge in this case.
- Following the reset, no EEPROM autoload is performed.

Table 7. DIO Interface During Hardware Reset

DIO INTERFACE	STATE DURING HARDWARE RESET
SRDY	High impedance – resistively pulled up
SDATA7-SDATA0	High impedance – resistively pulled up
STXRDY	Driven low
SRXRDY	Driven high

#### IEEE Std 802.1Q VLAN tags on the NM port

Frames received from the host via the NM port are required to contain a valid IEEE Std 802.1Q header (frames that do not contain a valid IEEE Std 802.1Q header are incorrectly routed). They also can be corrupted at the transmission port(s) as the tag-stripping process does not check that the four bytes after the source address actually are a valid tag. The four bytes are a valid tag under all other circumstances.

When a frame is transmitted by the NM port (received by the host), no tag-stripping occurs, so the frame may contain one or possibly two tags, depending on how the frame originally was received.

### frame format on the NM port

The frame format on the NM port differs slightly from a standard Ethernet frame format. The key differences are: the frame always contains an IEEE Std 802.1Q header in the four bytes following the source address (see Figure 2). The TPID (tag protocol identifier or ethertype) field, however, is used in the switch for other purposes, so a frame transmitted out of the switch on the NM port does not have the IEEE Std 802.1Q TPID of 81–00 (ethertype constant) value in these two bytes.

The first TPID byte output contains:

- The frame source port number in the least significant bits. This allows the frame source port number to be carried within the frame, which is useful for processing BPDUs, for example.
- A cyclic redundancy check (CRC) type indicator (crctype) in the most significant bit (bit 7).
  - If crctype = 1, then the CRC word in the frame excludes the IEEE Std 802.1Q header.
  - If crctype = 0, then the CRC word in the frame includes the IEEE Std 802.1Q header. This CRC word is for a regular IEEE Std 802.1Q frame format with the value in the IEEE Std 802.1Q TPID of 81–00 (ethertype constant) in the TPID field. Because the internal frame format uses the TPID field for other purposes in the manner being described, it is necessary to insert the IEEE Std 802.1Q TPID of 81–00 (ethertype constant) value into the TPID field if the frame needs to be restored to a normal IEEE Std 802.1Q frame format, which passes a CRC check.



### frame format on the NM port (continued)

To provide a CRC word, which includes the header, the NM port generates a new CRC word as the frame is being read out. It simultaneously checks the existing CRC in the frame and, if an error is found, ensures that the final byte of the newly generated CRC is corrupted to contain an error, too. The CRC word is deliberately corrupted if the header parity protection (described in the following) indicates an error in the header. In either case, the pfe bit also is set to 1 after the final byte of the frame has been read from NMData.

If the frame was received on a port other than the NM port, then the crctype bit is set according to whether an IEEE Std 802.1Q tag header was inserted into the frame during ingress.

- If crctype = 1, a header was inserted.
- If crctype = 0, a header was not inserted (crctype also is 0 if the frame VLAN ID was 0x000 and was replaced by the port VLANID (PVID) from the PortxQTag register).

In an IEEE Std 802.1D-compliant application, the header simply can be removed from the frame to produce a headerless frame with a correct CRC word.

All other bits in the byte are reserved and are 0.

The second TPID byte output contains:

- Odd-parity protection bits for the other three bytes in the tag header
- Bit 5 protects the first byte of the TPID field (i.e., the one containing crctype and source port number).
- Bit 6 protects the first byte of the VLAN ID field.
- Bit 7 protects the second byte of the VLAN ID field.
- All other bits in the byte are reserved and are 0.




Figure 2. NM Frame Format

#### frame format on the NM port (continued)

Any device reading frames out of the NM port must expect frames to be in the format shown in Figure 2.

Frames received into the switch on the NM port also must conform to this format, with the following caveats:

#### crc = 0 in NMRxControl

When the host is providing a frame containing valid CRC it also must provide in the TPID field valid header parity protection and indicate via the crctype bit which type of CRC the frame contains [i.e., including the header (crctype = 0), or excluding the header (crctype = 1)]. If crctype indicates that the header is included, as for NM port transmissions, this mimics the presence of IEEE Std 802.1Q TPID of 81–00 (ethertype constant) in the TPID field. If a CRC error or parity error is detected, the frame is discarded.

When crctype indicates that the header is included, the NM port regenerates CRC to exclude the header during the reception process (this converts the frame into the required internal frame format).

#### crc = 1 in NMRxControl

If the switch is being asked to generate a CRC word for the frame, the values in the TPID field are ignored by the NM port. The switch inserts header parity protection. It replaces the final four bytes of the frame with the calculated CRC (the values in the final four bytes provided are don't care).

In either case, the NM port inserts its own port number into the source port field in the least significant bits of the first TPID byte, sets the crctype bit to 0, and also sets the reserved bits to 0.

Frames received from the host via the NM port are required to contain a valid IEEE Std 802.1Q VLAN ID in the third and fourth bytes, following the source address (the NM port does not have a PortxQTag register for inserting a VLAN tag if none is provided and does not have an rxacc bit). Frames that do not contain a VLAN tag are incorrectly routed. They also can be corrupted at the transmission port(s). The header-stripping process does not check that the two bytes after the source address are a valid IEEE Std 802.1Q TPID because there is a valid header under all other circumstances.

When a frame is transmitted on the NM port, no header stripping occurs (again because the NM port does not have a PortxQTag register or txacc bit), so the frame read by the host software contains one header (or possibly more, depending on how the frame was received).

In either case, the NM port inserts its own port number into the source port field in the least significant bits of the first TPID byte and sets the reserved bits to 0. Frames received from the host via the NM port are required to contain a valid IEEE Std 802.1Q VLAN ID (VID) in the third and fourth bytes following the source address. (The NM port does not have a default VLAN ID register for inserting a VLAN tag if none is provided. It cannot also be configured as an access port.) Frames that do not contain a valid tag are incorrectly routed. They also can be corrupted at the transmission port(s) as the tag-stripping process does not check that the four bytes after the source address are a valid tag because they are valid tags under all other circumstances.

When a frame is transmitted on (read from) the NM port, no tag stripping occurs (because the NM port does not have the default VLAN ID register or access configuration control), so the frame read by the host software can contain one or more header tags, depending on how the frame was received.



## TNETX4090 ThunderSWITCH II<sup>™</sup> 9-PORT 100-/1000-MBIT/S ETHERNET<sup>™</sup> SWITCH

SPWS044E - DECEMBER 1997 - REVISED AUGUST 1999

### full-duplex NM port

The NM port can intermix reception and transmission as desired. It is the direction of the NMData access (i.e., read or write) that determines whether a byte is removed from the transmit queue or added to the receive queue. The DIO interface, however, is only half duplex since it cannot do a read and write at the same time.

#### NM bandwidth and priority

The NM port is capable of transferring a byte to or from NMData once every 80 ns, or 100 Mbit/s. This can be sustained between the DIO port and the NM ports dedicated receive or receive buffers.

However, the NM port is prioritized lower than the other ports between its receive buffers and the external memory system so that during periods of high activity, the NM port does not cause frames to be dropped on the other ports.

## interrupt processing

The SRXRDY signal and the nmrx interrupt are set when the receive FIFO is completely empty. This indicates that the NM port is ready to accept a frame of any length (up to 1535 bytes).

If the host wished to download a sequence of frames, it could use the freebuffs field to determine space availability.

## PHY management interface

This interface gives the user an easy way to implement a software-controlled bit serial MII PHY management interface.

MII devices that implement the management interface consisting of MDIO and MDCLK can be accessed through an internal register (see the *TNETX4090 Programmer's Reference Guide*, literature number SPAU003, for details on controlling this interface). A third signal, MRESET, is provided to allow hardware reset of PHYs that support it.

All three terminals have internal pullup resistors since they can be placed in a high-impedance state to allow another bus master.

The interface does not implement any timing or MII frame formatting. The timing and frame format must be ensured by the management software setting or clearing the bits within the internal registers in an appropriate manner. Refer to the IEEE Std 802.3u and the MII device data sheets for the appropriate protocol requirements.



## TNETX4090 ThunderSWITCH II<sup>™</sup> 9-PORT 100-/1000-MBIT/S ETHERNET<sup>™</sup> SWITCH

SPWS044E - DECEMBER 1997 - REVISED AUGUST 1999

#### **MAC** interface

#### receive control

Data received from the PHYs is interpreted and assembled into the TNETX4090 buffer memory. Interpretation involves detection and removal of the preamble, extraction of the address and frame length, extraction of the IEEE Std 802.1Q header (if present), and data handling and CRC. Also included is a jabber-detection timer to detect frames that exceed the maximum length being received on the network.

#### giant (long) frames

The maxlen bit within each port's PortxControl register controls the maximum received frame size on that port.

- If maxlen = 0, the maximum received frame length Is 1535 bytes if no VLAN header is inserted, or 1531 bytes if a VLAN header is inserted. (When stored within the switch, a frame never can be longer than 1535 bytes).
- If maxlen = 1, the maximum received frame length is 1518 bytes as specified by the IEEE Std 802.3. This is the maximum length on the wire. If a VLAN header is inserted into a 1518-byte frame within the MAC, the frame is stored as a 1522-byte frame within the switch.

All received frames that exceed the maximum size are discarded by the switch.

The long option bit in StatControl indicates how the statistics for long frames should be recorded.

#### short frames

All received frames shorter than 64 bytes are discarded upon reception and are not stored in memory or transmitted.

#### receive filtering of frames

Received frames that contain an error (e.g., CRC, alignment, jabber, etc.) are discarded before transmission and the relevant statistics counter is updated.

### data transmission

The MAC takes data from the TNETX4090 internal buffer memory and passes it to the PHY. The data also is synchronized to the transmit clock rate.

A CRC block checks that the outgoing frame has not been corrupted within the switch by verifying that it still has a valid CRC as the frame is being transmitted. If a CRC error is detected, it is counted in the transmit data errors counter.

#### transmit control

The frame control block handles the output of data to the PHYs. Several error states are handled. If a collision is detected, the state machine jams the output. If the collision was late (after the first 64-byte buffer has been transmitted), the frame is lost. If it is an early collision, the controller backs off before retrying. While operating in full duplex, both carrier-sense (CRS) mode and collision-sensing modes are disabled (the switch does not start transmitting a new frame if collision is active in full-duplex mode).

Internally, frame data only is removed from buffer memory once it has been successfully transmitted without collision (for the half-duplex ports). Transmission recovery also is handled in this state machine. If a collision is detected, frame recovery and retransmission are initiated.



## adaptive performance optimization (APO)

Each Ethernet MAC incorporates APO logic. This can be enabled on an individual port basis. When enabled, the MAC uses transmission pacing to enhance performance (when connected on networks using other transmit pacing-capable MACs). Adaptive performance pacing introduces delays into the normal transmission of frames, delaying transmission attempts between stations, reducing the probability of collisions occurring during heavy traffic (as indicated by frame deferrals and collisions), thereby, increasing the chance of successful transmission.

When a frame is deferred, suffers a single collision, multiple collisions, or excessive collisions, the pacing counter is loaded with an initial value of 31. When a frame is transmitted successfully (without a deferral, single collision, multiple collision, or excessive collision), the pacing counter is decremented by 1, down to 0.

With pacing enabled, a new frame is permitted to immediately [after one inter-packet gap (IPG)] attempt transmission only if the pacing counter is 0. If the pacing counter is not 0, the frame is delayed by the pacing delay (a delay of approximately four interframe gap delays).

#### NOTE:

APO affects only the IPG preceding the first attempt at transmitting a frame. It does not affect the backoff algorithm for retransmitted frames.

#### interframe gap enforcement

The measurement reference for the interpacket gap of 96-bit times is changed, depending on frame traffic conditions. If a frame is successfully transmitted (without collision), 96-bit times is measured from Mxx\_TXEN. If the frame suffered a collision, 96-bit times is measured from Mxx\_CRS.

#### backoff

The device implements the IEEE Std 802.3 binary exponential backoff algorithm.

#### receive versus transmit priority

The queue manager prioritizes receive and transmit traffic as follows:

- Highest priority is given to frames that currently are being transmitted. This ensures that transmitting frames
  do not underrun.
- Next priority is given to frames that are received if the free-buffer stack is not empty. This ensures that received frames are not dropped unless it is impossible to receive them.
- Lowest priority is given to frames that are queued for transmission but have not yet started to transmit. These frames are promoted to the highest priority only when there is spare capacity on the memory bus.
- The NM port receives the lowest priority to prevent frame loss during busy periods.

The memory bus has enough bandwidth to support the two highest priorities. The untransmitted frame queues grow when frames received on different ports require transmission on the same port(s) and when frames are repeatedly received on ports that are at a higher speed than the ports on which they are transmitted. This is likely to be exacerbated by the reception of multicast frames, which typically require transmission on several ports. When the backlog grows to such an extent that the free buffer stack is nearly empty, flow control is initiated (if it has been enabled) to limit further frame reception.



## 10-/100-Mbit/s MII (ports 0-7)

#### speed, duplex, and flow-control negotiation

Each individual port can operate at 10 Mbit/s or 100 Mbit/s in half or full duplex, and can indicate (or not) support of IEEE Std 802.3 flow control. The operating modes for each port can be negotiated between the MACs and the PHYs after power up, by setting neg in PortxControl. This provides for unmanaged operation, when using PHYs that support this signaling scheme.

If neg = 1, negotiation is initiated via the Mxx\_LINK signal being driven low by the PHY. As long as Mxx\_LINK is low, the MAC indicates the capabilities it wishes the PHY to negotiate with. It outputs on:

- Mxx\_TXD0 is the desired duplex (0 = half, 1 = full). This signal reflects reqhd in the appropriate PortxControl register.
- Mxx\_TXD1 is the desired IEEE Std 802.3 flow-control mode (0 = no pause, 1 = pause required). This signal
  reflects the inverse of the value of reqnp in the appropriate PortxControl register.
- Mxx\_TXD2 is the desired speed (0 = 10 Mbit/s, 1 = 100 Mbit/s required). This signal reflects the inverse of the value of req10 in the appropriate PortxControl register.

Mxx\_TD3 does not take part in the negotiation process and outputs as 0 while Mxx\_LINK is low.

As long as Mxx\_LINK is low, the PHY outputs on:

- Mxx\_RXD0 is the result of duplex negotiation (0 = half, 1 = full) that is recorded in the duplex bit of the appropriate PortxStatus register.
- Mxx\_RXD1 is the result of flow-control negotiation (0 = no pause, 1 = pause supported) that is recorded
  in the pause bit of the appropriate PortxStatus register.
- Mxx\_RXD2 is the result of speed negotiation (0 = 10 Mbit/s, 1 = 100 Mbit/s supported) that is recorded in the speed bit of the appropriate PortxStatus register.

Mxx\_RXD3 is ignored by the switch when link is low.

If the switch is autobooted via an EEPROM, this negotiation is automatic (if the neg bit of the appropriate PortxControl register is set to 1 by the EEPROM load). The switch is active and outputs valid requests on Mxx\_TXD0, Mxx\_TXD1, and Mxx\_TXD2 before Mxx\_LINK is taken high by the PHY (see Figure 3).

If, however, a switch requires software initiation, or at a later time, software desires a change in the mode of a port, it must request the PHY to drive Mxx\_LINK low to begin renegotiation. This is achieved by writing to the control registers within the PHY via the serial MII interface.






Figure 3. 10-/100-Mbit/s Port Negotiation With the TNETE2104



## 100-/1000-Mbit/s PHY interface (port 8)

This port is controlled by an IEEE Std 802.3-compliant MAC.


## speed, duplex, and flow-control negotiation

When in PMA mode and autonegotiation is enabled, the on-chip PCS layer attempts to establish a compatible mode of operation with the attached serializer/deserializer (SERDES).

If manual override has been established, no autonegotiation takes place and the interface mode of operation is determined by the values in Port8Control.

The PCS layer may be forced to start autonegotiation by writing a 0 and then a 1 to the neg bit in Port8Control, but, alternatively, you could hit the newaneg bit in PCS8Control.

Figure 4 shows how the gigabit port on the TNETX4090 can be connected to a SERDES device. Table 1 gives a description of the device terminals.



NOTE: The SYNC output from the SERDES device is not used by the TNETX4090. The SYNCEN input on the SERDES device must be tied high (enabled) for proper operation. The M08\_LINK terminal on the TNETX4090 must be tied to the signal detect terminal of an attached optical receiver or tied high if a comparable terminal is unavailable.

Figure 4. TNETX4090 Gigabit Port to SERDES Device Connections



### speed, duplex, and flow-control negotiation (continued)

In 100-Mbit/s mode, M08\_RXD4 and M08\_RXD5 are reconfigured as open-drain inputs, to allow the port to negotiate with the PHY device for duplex and IEEE Std 802.3 pause frame support at power up via the EEPROM contents. M08\_RXD4 is used for duplex and M08\_RXD5 is used for pause (see Table 8 and Table 9).

Each of these terminals:

- Has an integral weak pullup resistor.
- Has a strong open-drain pulldown transistor that is enabled by setting to 1 the appropriate bit in Port8Control.
- Is connected (via synchronization logic) to the appropriate bit in PortxStatus. These bits directly control the configuration of the ports.

Each terminal is considered bidirectional when pulled low by either the TNETX4090 or by the PHY (or other external connections). If neither pulls the terminal low, the pullup resistor maintains a value of 1 on the terminal. When the PHY does not pull down a terminal, it can determine the desired option being requested by the TNETX4090. The TNETX4090 observes the terminal to determine if its desired option has been granted.

The sense of these signals is such that the higher-performance option is represented by a value of 1, so if the MAC does not require the higher performance or the PHY cannot supply it, either can pull the signal low, forcing the port to use the lower-performance option.

The status of the link for this port is indicated on M08\_LINK and is observable in Port8Status. M08\_LINK plays no part in the negotiation of pause or duplex or their recording in Port8Status.

Port8Control Port8Status OUTCOME M08\_RXD4 duplex reghd 0  $\rightarrow$ Floating 1 1 Full duplex Driven 0 (by the TNETX4090) 0 1  $\rightarrow$ Half duplex Χ Driven 0 (by PHY) 0 Half duplex

Table 8. Port 8 Duplex Negotiation in MII Mode

Table 9. Port 8 Pause Negotiation in MII Mode

Port8Control reqnp		M08_RXD5		Port8Status pause	OUTCOME
0	$\rightarrow$	Floating 1	$\rightarrow$	1	Pause support
1	$\rightarrow$	Driven 0 (by the TNETX4090)	$\rightarrow$	0	No pause support
Х		Driven 0 (by PHY)	$\rightarrow$	0	No pause support

#### full-duplex hardware flow control

This port provides hardware-level full-duplex flow control via the M08\_COL and FLOW terminals.

- The port does not start transmitting a new frame if M08\_COL is active, though the value of this terminal is ignored at other times.
- FLOW becomes active when the number of free buffers is fewer than the number specified in FlowThreshold, provided that flow in SysControl is set.

These two capabilities allow full-duplex flow control without the use of IEEE Std 802.3 pause frames when connecting the TNETX4090 to another TNETX4090, or to some other device that supports this capability.



#### pretagging and extended port awareness

The TNETX4090 can be incorporated into a hierarchical system, whereby this port is connected to a crossbar matrix with up to 17 1000-Mbit/s ports. By making this TNETX4090 aware of the ports on the crossbar matrix, the crossbar matrix does not need to make any forwarding or filtering decisions, and can be relatively inexpensive. To facilitate this, three forms of tags are provided on this port:

- Pretag on transmission containing the source port of the frame and a vector indicating the ports on the crossbar matrix for which the frame is destined.
- Pretag on reception (learning format) containing the source port of the frame on the crossbar matrix.
- Pretag on reception (directed format) containing a vector indicating the ports on this TNETX4090 for which
  the frame is destined.


The information contained within these tags also enables the TNETX4090 to be incorporated in a system where routing decisions are made at a higher level.

Use of pretagging is enabled by setting pretag in the appropriate PortxControl register.

### pretag on transmission

Port 8 provides the frame source port and crossbar matrix destination port vector over eight cycles, beginning with the first cycle that M08\_TXEN is high. The pretag takes the form of a 32-bit value (divided into eight nibbles), with each nibble being replicated on M08\_TXD3-M08\_TXD0 and M08\_TXD7-M08\_TXD4. This replaces the preamble and sof delimiter normally generated at this time.

Figure 5 shows the timing relationship and Table 10 shows the fields within the tag.



NOTE A: Ranges (e.g., 3-0) indicate which bits of the 32-bit pretag are output in each cycle.

**Figure 5. Transmit Pretag Timing** 



### **Table 10. Transmit Pretag Bit Definitions**


BIT	NAME	FUNCTION
31–28	reserved	Reserved. These bits always are 0.
		Receive header. Indicates whether an IEEE Std 802.1Q header was added to the frame on reception.
27	rxheader	<ul><li>When rxheader = 1, an IEEE Std 802.1Q header was inserted.</li><li>When rxheader = 0, no IEEE Std 802.1Q header was inserted.</li></ul>
26–25	reserved	Reserved. These bits always are 0.
24–20	portcode	Source port code. Indicates which port on the device received the frame. Codes 00000–01001 indicate ports 0–9, respectively (port 9 is the NM DIO port). All other codes are reserved and are not generated.
19–17	reserved	Reserved. These bits always are 0.
16–0	xportvector†	Extended destination port vector. A bit for each port on the crossbar matrix. A 1 in position n indicates the frame is destined for port n on the crossbar matrix.

<sup>†</sup> Bit vector, in which bit x corresponds to external crossbar matrix port x. Any number of ports can be selected at the same time.

#### pretag on reception

Port 8 can receive two tag formats, learning and directed, over eight cycles, beginning with the first cycle that M08\_RXDV is high. The pretag takes the form of a 32-bit value (divided into eight nibbles), with each nibble being replicated on M08\_RXD3—M08\_RXD0 and M08\_RXD7—M08\_RXD4. This replaces the preamble and sof delimiter normally received at this time.

Figure 6 shows the timing relationship, and Table 11 and Table 12 show the fields within the tag for learning and directed format, respectively.



NOTE: Ranges (e.g., 3-0) indicate which bits of the 32-bit pretag are input in each cycle.

Figure 6. Receive Pretag Timing

**Table 11. Learning Format Receive Pretag Bit Definitions** 

BIT	NAME	FUNCTION
31	0	Zero. Indicates learning format. Frames received with this tag format are routed using the device internal frame-routing algorithm. When the source address is learned, the crossbar matrix port number, indicated by xportcode, also is learned, and is used to create the xportvector output as part of the transmit pretag for frames subsequently routed to this address.
30–5	reserved	Reserved. Bits 30–5 are ignored.
4–0	xportcode <sup>‡</sup>	Source port code. Portcode indicates which port on the device received the frame. Codes 00000–10000 indicate ports 0–16, respectively. All other codes are reserved and are not generated.

<sup>‡</sup> Binary code that selects a single port on this device or an external crossbar matrix connected to port 8



**Table 12. Directed Format Receive Pretag Bit Definitions** 

BIT	NAME	FUNCTION
		One. Indicates directed format. The frame is routed to port(s) specified in portvector that are enabled (disabled in portxcontrol = 0), regardless of whether the destination address is unicast or multicast (i.e., the destination address is not examined).
31	1	The internal frame-routing algorithm is bypassed and has no effect on frame routing. The TxBlockPorts, RxUniBlockPorts, and RxMultiBlockPorts registers also have no effect on frame reception or transmission.
		Portvector is not examined to see if the source port has been specified as a destination port, so it is possible to send a frame back out of port 8. If portvector is 0, the frame is discarded.
30–10	reserved	Reserved. Bits 30–10 are ignored.
9–0	portvector	Destination port vector. A bit for each port on this device. A 1 in position n indicates the frame is destined for port n on this device.

# ring-cascade topology

The ringports register allows port 8 to be used to cascade multiple TNETX4090 devices using a full-duplex ring-cascade topology (see Figure 7).




Figure 7. Ring-Cascade Topology

This configuration provides a way to construct a higher port-density system using three or more TNETX4090s.

Setting the portvector bit corresponding to this port in RingPorts modifies the normal behavior of the switch in several ways to enable the ring topology.

- Frames received on this port can be retransmitted out through the same port. This allows frames destined for a nonring port on another switch in the ring to pass through this switch.
- Frames transmitted from a ring port have an out-of-band pretag in the clock cycle before Mxx\_TXEN is asserted. The contents of the pretag are determined as follows:
  - If the transmitted frame was received on a nonring port, the pretag consists of the ringid field from RingPorts, replicated on Mxx RXD3–Mxx RXD0 and Mxx RXD7–Mxx RXD4.
  - If the transmitted frame was received on a ring port, the pretag is the same as the received pretag.



### ring-cascade topology (continued)

- Frames received on a ring port must have an out-of-band pretag in the clock cycle before Mxx\_RXDV is asserted. The contents of the pretag are examined, and based on the results, are either forwarded normally, or immediately discarded within the MAC. If discarded, the frame does not affect any of the statistics or address-lookup database. Frames are forwarded normally, unless:
  - The pretag is 0.
  - The two IDs within the pretag are not the same.
  - The ID within the received pretag is the same as ringid. This identifies a frame that originated at this
    device, and that has passed completely around the ring.

The pretag format is shown in Figure 8.




Figure 8. Ring-Topology Pretag Timing

The devices in the ring are connected as shown in Table 13.

**Table 13. Ring-Topology Connectivity** 

SWITCH TERMINAL				
n		n + 1		
M08_TXD7	$\rightarrow$	M08_RXD7		
M08_TXD6	$\rightarrow$	M08_RXD6		
M08_TXD5	$\rightarrow$	M08_RXD5		
M08_TXD4	$\rightarrow$	M08_RXD4		
M08_TXD3	$\rightarrow$	M08_RXD3		
M08_TXD2	$\rightarrow$	M08_RXD2		
M08_TXD1	$\rightarrow$	M08_RXD1		
M08_TXD0	$\rightarrow$	M08_RXD0		
M08_TXEN	$\rightarrow$	M08_RXDV		
M08_TXER	$\rightarrow$	M08_RXER		
M08_COL	<b>←</b>	FLOW		

NOTE: When a port is configured for the ring topology, IEEE Std 802.3x flow control should be disabled. Hardware-based flow control is supported using the FLOW and Mxx\_COL terminals; however, this must be enabled by setting the flow bit in SysControl.



#### **EEPROM** interface

The EEPROM interface is provided so the system-level manufacturer can produce a CPU-less preconfigured system. This also can be used to change or reconfigure the system and retain the preferences between system power downs.

The EEPROM contains configuration and initialization information that is accessed infrequently, typically at power up and after a reset. The organization of the EEPROM data is shown in the DIO address map. Downloads are initiated in one of two ways:

- At the end of hard reset (rising edge on RESET)
- Writing a 1 to load in SysControl register. This bit is cleared automatically when the download completes.
   It cannot be set during the download by the EEPROM data, thereby preventing a download loop.

During the download, no DIO writes are permitted. (If a DIO write is attempted, SRDY is held high until the download has completed.)

Either a 24C02 or 24C08 serial EEPROM device can be used. Both use a two-wire serial interface for communication and are available in a small-footprint package.

- The 24C02 provides 2048 bits, organized as 256 × 8. Downloading data from the EEPROM initializes DIO addresses 0x0000 through 0x00FB. These registers control all initializable functions except VLANs. The downloading sequence starts with DIO address 0x0000, continuing in ascending order to 0x00FF.
- The 24C08 provides 8192 bits, organized as 1024 × 8. Downloading data from the EEPROM initializes DIO addresses 0x0000 through 0x03FF. These registers control all initializable functions, including VLANs. The downloading sequence starts with DIO address 0x0100, continuing in ascending order to 0x03FF, followed by address 0x0000, continuing in ascending order to 0x00FF. This ensures that SysControl is the last register loaded.

The EEPROM size is detected automatically according to the address assigned to the EEPROM:

- 2048 bits, organized as a 256 × 8 EEPROM, should have its A0, A1, and A2 terminals tied low.
- 8192 bits, organized as a 1024 × 8 EEPROM, should have its A0 and A1 terminals tied low and A2 terminal tied high (see Figure 9).




Figure 9. Flash EEPROM Configuration



### **EEPROM** interface (continued)

After the initial start condition, a slave address containing a device address of 000 is output on EDIO, and then EDIO is observed for an acknowledge from the EEPROM. If an acknowledge is received, operation continues for the 24C02 EEPROM. If none is received, a stop condition is generated, followed by another start condition and slave address, this time containing a device address of 101. If this receives no acknowledge, no EEPROM is present, and device operation continues, using the current register settings (i.e., those following a hardware reset, or those previously entered by software).

When this device is driving EDIO, it drives out only a strong logical 0. When a logical 1 is intended to be driven out, the terminal must be resistively pulled high. An on-chip 50-µA current-source pullup device is provided on this terminal. The system designer must decide if this is sufficient to achieve a logical 1 level in a timely manner or if an external supplementary resistor is required.

Multiple bus masters are not supported on the EEPROM interface because the ECLK terminal always is driven by the device with a strong 0/strong 1 (i.e., not a strong 1/resistively pulled-up 1).

An Ethernet CRC check is used to ensure the EEPROM data is valid. The 4-byte CRC should be placed within the EEPROM in four data bytes immediately following the last byte to be loaded (equivalent to locations 0x00FC–0x00FF, just above SysControl). As each byte is loaded from the EEPROM, the bits within that byte are entered into the CRC checker bit-wise, most significant bit first.

A valid CRC always must be provided by the EEPROM. The EEPROM data for the most significant bit of SysControl is withheld until the CRC computed by the device has been checked against the one read from the EEPROM. If the CRC is invalid:

- The reset bit is set to 1 in SysControl, load and initd are both 0, and the TNETX4090 does not begin operation.
- The fault LED is illuminated and remains in that state until the TNETX4090 is hardware reset or until load in SysControl is set to 1.

#### interaction of EEPROM load with the SIO register

The EDIO terminal is shared with the SIO register edata bit. The edata and etxen bits must not both be set to 1 when the load bit is set or the EDIO terminal is held at resistive 1 and the EEPROM load fails.

The value of the eclk bit in SIO is don't care when load is set, but to ensure the EEPROM does not see a glitch on its clock signal, the load bit should not be set until the minimum clock high or low time required by the EEPROM on its clock signal has expired since the eclk bit was last changed.

The SIO register is not loaded during the EEPROM download.

## summary of EEPROM load outcomes

Table 14 summarizes the various states of register bits and the fault LED for each possible outcome following an EEPROM load attempt.

Table 14. Summary of EEPROM Load Outcomes

OUTCOME	STOP	LOAD	INITD†	FAULT LED	ECLK
Successful load	0	0	1	0‡	Not locked
No EEPROM present	0	0	0	0‡	Locked
CRC error detected	1	0	0	1	Not locked

<sup>†</sup> Assuming the start bit was set to 1 by the EEPROM load



<sup>‡</sup> Assuming the fault bit in LEDControl = 0 and no memory system parity error is detected

### compatibility with future device revisions

All EEPROM locations that correspond to reserved addresses in the memory map, register bits that are read only, and register bits that are marked as reserved should be set to 0 to ensure compatibility with future versions of the device. Failure to do so may result in the unintentional activation of features in future devices. All such bits are included in the CRC calculation.

### LED interface

This interface allows a visual status for each port to be displayed. In addition, the state of the internal flow control and fault functions are displayed along with 12 software-controllable LEDs.

Each port has a single LED that can convey three states, as shown in Table 15.

**Table 15. Port LED States** 

STATE	DISPLAY
No link	Off
Link, but no activity	On
Activity	Flashing at 8 Hz

Port 08 has an additional LED, C08, to indicate the occurrence of a collision when operating in PMA mode; this LED also has three states, as shown in Table 16.

**Table 16. Collision LED States** 

STATE	DISPLAY
No collision (or non PMA mode)	Off
Occasional collision	On
Frequent collisions	Flashing at 8 Hz

The interface is intended for use in conjunction with external octal shift registers, clocked with LED\_CLK. Every 1/16th of a second, the status bits are shifted out via LED\_DATA.

The status bits are shifted out in one of two possible orders, as determined by slast in LEDControl, to ensure that systems that do not require all the LED status can be implemented with the minimum number of octal shift registers.

- If slast = 0, the software-controlled status bits are shifted out before the port status bits.
- If slast = 1, the software-controlled status bits are shifted out after the port status bits.

The fault status bit is shifted out last, enabling a minimal system that displays only the fault status to be implemented without any shift registers.



Table 17	I ED	Status	Rit	<b>Definitions</b>	and	Shift	Order
Table 17.	LED	Status	DIL	Delinitions	anu	SHIII	Order

ORDER		NAME	FUNCTION		
slast = 0	slast = 1	NAIVIE	FUNCTION		
1st-12th	11th–22nd	SW0-SW11	Software LEDs 0–11. These allow additional software-controlled status to be displayed. These 12 LEDs reflect the values of bits 0–11 of the swied field in LEDControl at the moment that the LED interface samples them. If this occurs between writes to the most significant and least significant bytes of LEDControl, these values appear on the LEDs, separated by 1/16th of a second.		
13th–21st	1st–9th	P00-P08  Port status LEDs 0-8. These nine LEDs indicate the status of ports 0-8, in this order (port 0 is of first). Note that port 9 (management port) does not have an LED. The transmit multicast co of these bits can be controlled by the txais bit in LEDControl. Note that IEEE Std 802.3x p frames never appear on the LEDs as port activity. The port's LED toggles each 1/16th of a se if there was any frame traffic (other than pause frames) on the port during the previous 1/16 a second.			
22nd	10th	C08	Port 8 collision LED. LED is extinguished if port 8 is not in PMA mode. It indicates the collision port 8 and toggles each 1/16th of a second if there is a collision on the port during the previous of a second.		
23rd	23rd	FLOW	Flow control. LED is on when the internal flow control is enabled and active. Active means that flow control was asserted during the previous 1/16th of a second.		
24th	24th	FAULT	Fault. LED indicates:  - the EEPROM CRC was invalid.  - an external DRAM parity error has occurred.  - the FITLED in LEDControl has been set. The CRC and parity error indications are cleared by hardware reset (terminal or DIO). The CRC error indication also is cleared by setting load to 1. The parity error indication also is cleared by setting start to 1.		

### lamp test

When the device is in the hardware reset state, <u>LED\_DATA</u> is driven low and LED\_CLK runs continuously. This causes all LEDs to be illuminated and serves as a lamp test function.

### multi-LED display

The LED interface is intended to provide the lowest-cost display with a single multifunction LED per port. In systems requiring a full-feature display using multiple LEDs per port, this is achieved by driving the LEDs directly from the PHY signals.

### **PCS duplex LED**

This device includes a single 1000-Mbit/s port, which has an associated LED used to display the configuration of the incorporated PCS. When the PCS is enabled and configured for full-duplex operation, L08\_DPLX is driven low, causing any attached LED to be illuminated. At all other times, except during lamp test, this terminal is driven high.

#### **RDRAM** interface

The TNETX4090 requires the use of external memory devices to retain frame data during switching operations. The high bandwidth requirements of gigabit-per-second Ethernet switching are met using a concurrent RDRAM interface (see *Rambus Layout Guide*, literature number DL0033).

Each RDRAM interface operates at 600-Mbit/pin/s and is intended for use with 16-/18-/64-/72-Mbit/s concurrent RDRAMs with access times of 50 ns. The TNETX4090 automatically determines the word length of the RDRAMs during initialization and performs parity checks if 9-bit memories are in use.

A maximum of 16 RDRAM devices of differing organizations can be attached to any one RDRAM interface. Multiple devices must be daisy-chained together via their SIN and SOUT terminals during initialization (see Figure 10). All RDRAMs in a given system must be of the same type.






Figure 10. Multiple RDRAM Module Connections

#### JTAG interface

The TNETX4090 is fully IEEE Std 1149.1 compliant. It also includes on-chip pullup resistors on the five JTAG terminals to eliminate the need for external ones. The instructions that TI supports are:

- Mandatory (EXTEST, BYPASS, and SAMPLE/PRELOAD)
- Optional public (HIGHZ, IDCODE, and BIST)
- Private (various private instructions are used by TI for test purposes)

The opcodes for the various instructions (6-bit instruction register) are shown in Table 18.

Table 18. JTAG Instruction Opcodes

INSTRUCTION TYPE	INSTRUCTION NAME	JTAG OPCODE
Mandatory	EXTEST	000000
Mandatory	SAMPLE/PRELOAD	000001
Optional	IDCODE	000100
Optional	HIGHZ	000101
Optional	RACBIST	000110
Private	TI testing	Others
Mandatory	BYPASS	111111

### **HIGHZ** instruction

When selected, the HIGHZ instruction causes all outputs and bidirectional terminals to become high impedance. All pullup and pulldown resistors are disabled.

#### **RACBIST** instruction

The RACBIST instruction invokes a built-in self test of the RAC and the rambus channel. This tests the integrity of the connection between the TNETX4090 and the external RDRAMs. When selected, the value of the test can be read via JTAG DR SCAN. A 2-bit status value is reported (see Table 19).

**Table 19. JTAG BIST Status** 

PASS (BIT 1)	COMPLETE (BIT 0)	
When bit 0 = 1 *0 = fail	*0 = BIST running	
*1 = pass	*1 = BIST complete	

The IDCODE for the TNETX4090 is shown in Table 20.

Table 20. JTAG ID Code

VARIANT		PART NUMBER		MANUFACTURE		LEAST SIGNIFICANT BIT
BIT 31 BIT 28		BIT 27	BIT 12	BIT 11 BIT 1		BIT 0
0000		1011000	111110111	000000	010111	1



### frame routing

## **VLAN** support

The internal routing engine supports the IEEE Std 802.1Q VLANs as shown in Figure 11 and described in the following paragraphs.




Figure 11. VLAN Overview



### IEEE Std 802.1Q tags - reception

By the time the IALE examines the received frame, it contains an IEEE Std 802.1Q tag header (after the source address). The tag used depends on the port configuration. If the port is configured as an access port, IALE always uses the default VID programmed for this port and assumes that all received frames on this port are untagged. If the frame already contained a tag, it is tagged again. If the port is programmed as a non-access port, the tag added depends on the received frame. If the frame is not tagged or the value of the tag field is 0x000, the default port VID is used to internally tag the frame. Otherwise, the VID contained in the frame is used by the IALE.

The IALE supports 64 of the possible 4096 VIDs that can be encoded within the IEEE Std 802.1Q tag. The VID in the received frame is compared with these 64 VLAN IDs to see which (if any) of them it matches.

#### unknown VLAN

If there is no match, the rest of the address-lookup process is abandoned. A new VLAN interrupt is provided to the attached CPU. The source address, VLAN ID, and port information is provided in internal registers so that the CPU can determine if it wants to add this VID to the lookup table. If the destination address is unicast, the frame is discarded. If the destination address is a multicast/broadcast, the frame is forwarded based on a programmable port mask.

#### known VLAN

If there is a match, the VLAN index associated with this VID, together with the destination and source address, are forwarded to the address lookup and subsequent routing process. (Only one of the VIDs matches if they have been programmed correctly. If more than one matches, the hardware chooses one of them.)

#### new VLAN member

The IALE checks to see if the source port already has been declared as a member of this VLAN. If not, an interrupt is provided to allow the attached CPU to add this port as a new member of the VLAN.

#### IEEE Std 802.1Q header - transmission

The IEEE Std 802.1Q header is carried within the frame to the transmitting MAC port, where the decision to strip out the header before transmission is made, based on the port configuration. If the port is configured as an access port, the tag is stripped before transmission. If the frame is only 64 bytes long, four bytes of pad (0s) are inserted between the end of the data and the start of the CRC word (a new CRC value is calculated and inserted in the frame). Three, two, and one byte(s) are inserted for 65-, 66-, and 67-byte frames, respectively. If the port is configured as a nonaccess port, the VID is compared with the default port VID. If they match, the header is stripped; otherwise, the header is retained.

If the frame is transmitted to the NM port, no header stripping occurs; the frame is transmitted unaltered. It may contain one or two IEEE Std 802.1Q headers, depending on how the frame is received.

#### address maintenance

The addresses within the IALE can be maintained automatically by the TNETX4090, where addresses are learned/updated from the wire and deleted using one of two aging algorithms looked up during frame-routing determination. Multicast addresses are not automatically learned or aged. The attached CPU can add/update, find, or delete address records (see *TNETX4090 Programmer's Reference Guide*, literature number SPAU003, for details) via the DIO interface.

The learning and aging processes are completely independent. This allows addresses to be automatically learned from the wire, but allows the CPU to manage the aging process under software control.

#### spanning-tree support

Each port provides independent controls to block reception or transmission of frames, learning of addresses, or disable the port on a per-port basis. Blocking can be overridden to allow reception or transmission of spanning-tree frames.



# TNETX4090 ThunderSWITCH II<sup>™</sup> 9-PORT 100-/1000-MBIT/S ETHERNET<sup>™</sup> SWITCH

SPWS044E - DECEMBER 1997 - REVISED AUGUST 1999

#### aging algorithms

#### time-threshold aging

When learning addresses, the IALE adds the address to the table and tags it with a time stamp. If another frame is received with this address, the time stamp is refreshed. If the aging counter expires before another frame is received from this source address, the address is deleted from the table. If the table is full, the oldest address is deleted to make room for a new address, even if the age for this address has not expired.

#### table-full aging

In table-full aging, the oldest address (or one of the oldest addresses if there is more than one) automatically is deleted from the IALE records only if the table is full, and a new address must be added to the table. In this mode, the age stamp for the addresses is not refreshed.

#### frame-routing determination

When a frame is received, its 48-bit destination and source addresses are extracted and the VLAN index is determined as described in *VLAN Support*. The destination address and VLAN index are then looked up in the IALE records to determine if they exist. If a match is found, the information associated with the record is passed on to the frame-routing algorithm. Figure 11 provides a flow diagram of the routing algorithm. For details of the register information referred to in Figure 11, see the *TNETX4090 Programmer's Reference Guide*, literature number SPAU003.

The source address and VLAN index combination also are looked up in the IALE records to determine if they exist. If a match is found, additional information is provided to the routing process (for details see the *TNETX4090 Programmer's Reference Guide*, literature number SPAU003).






Figure 12. Frame-Routing Algorithm





Figure 12. Frame-Routing Algorithm (Continued)





NOTE A: See Port Trunking/Load Sharing

Figure 12. Frame-Routing Algorithm (Continued)

#### port routing code

The IALE creates a port routing code in which each bit (marked with a 1) represents a potential destination port for the frame. This code is modified as it proceeds through the frame-routing algorithm. If the final code is all 0s, then the frame is discarded. If it is not, then the frame is transmitted on every port marked by a 1 within the code.

# TNETX4090 ThunderSWITCH II<sup>™</sup> 9-PORT 100-/1000-MBIT/S ETHERNET<sup>™</sup> SWITCH

SPWS044E - DECEMBER 1997 - REVISED AUGUST 1999

#### removal of source port

Normally, the IALE does not route a frame to a port on which it was received. The port routing code is examined to see if the source port is included. If so, the port routing code is modified to remove the source port.

If the bit in RingPorts corresponding to the port that received the frame is set, the port routing code is not modified to remove the source port. This is required for connecting the port to other like switches in a ring topology.

If the source port is a member of a trunk (see *Trunking*), then all the other ports that are members of the same trunk also are removed from the port routing code.

#### port mirroring

It is possible to copy (or mirror) all frames that are received by and transmitted from a port to another designated port, using the mirror port register.

It also is possible to mirror frames destined for a particular MAC address by using the copy-uplink feature. When a frame specifies the destination address with the copy-uplink feature enabled, frames are copied to the specified port.

#### copy-to-uplink (cuplink)

If destination address is a unicast and the cuplink bit of its address record has been set to a 1 (via a DIO add), and when a frame specifies that destination, a copy of the frame is sent to the port specified in the UplinkPort register.

# port trunking/load sharing

Trunking allows two or more ports to be connected in parallel between switches to increase the bandwidth between those devices. The trunking algorithm determines on which of these ports a frame is transmitted, so that the load is spread evenly across these ports.

The TNETX4090 supports a maximum of four trunk groups for the 10-/100-Mbit ports. The port members of a trunk group are software configurable via the DIO interface. Trunk-port determination is the final step in the IALE frame-routing algorithm. Once the destination port(s) for a frame have been determined, the port routing code is examined to see if any of the destination port(s) are members of a trunk. If so, the trunking algorithm is applied to select the port within the trunk that transmits the frame – it may or may not be the one currently in the port routing code. To determine the destination port within a trunk, bits 3–1 of the source and destination address are XORed to produce a map index. This map index is used to index to a group of eight internal registers to determine the destination port (for details see the *TNETX4090 Programmer's Reference Guide*, literature number SPAU003). Port trunking uses the destination/source address pairs to route the traffic to balance the load more evenly across the trunked ports. Since the same destination/source address pair always uses the same port to route the traffic, this also makes it much easier to debug network problems.

Load sharing is similar to trunking, but with two slight differences. It uses the trunking algorithm only once when the destination address is unknown. Once the destination address has been learned, it uses the port routing code associated with the destination address.

If the destination is unknown, the map index is derived from only the source address. If a server is communicating with a large number of different clients, then, since the source address is the same, it is possible to have very poor traffic distribution.

- If the destination address is found in the IALE records when it is looked up, the port routing code is not adjusted by the load-sharing algorithm.
- The 3-bit map index is determined only from the source address, as follows:
  - Bits 47–32 are XORed to produce the most significant bit of the map index.
  - Bits 31–16 are XORed to produce the middle of the map index.
  - Bits 15–0 are XORed to produce the least significant bit of the map index.



## port trunking example

This example shows how to set up the TNETX4090 to support two port trunks. The first trunk group consists of ports 1, 3, 5, and 7 (see Table 21); the second trunk group consists of ports 0, 2, and 6 (see Table 22).

Table 21. Trunk Group 0 Port Membership (Trunk0Ports Register)

	PORT											
7 6 5 4 3 2 1 0												
1	0	1	0	1	0	1	0					

Table 22. Trunk Group 1 Port Membership (Trunk1Ports Register)

	PORT									
7	6	5	4	3	2	1	0			
0	1	0	0	0	1	0	1			

The TrunkMapx registers are used to control the distribution of traffic across the ports within a trunk group. In this example, the traffic for trunk group 0 has been equally distributed 25% (this assumes that bits 3–1 of the MAC addresses are random enough to give an even distribution) for each of the four ports in the trunk. For any given source and destination address pair, the traffic always uses the same port within the trunk. This ensures that packets do not get disordered on the trunk ports. Note that, since port 4 is not a member of any port trunk group, all the entries for this port have been set to 1. In fact, functionally, this can be thought of as a single port trunk.

Table 23. TrunkMapx Register Settings (for Traffic Distribution on Trunk Groups 0 and 1)

MAP				TRUNK	PORT			
INDEX	7	6	5	4	3	2	1	0
0	0	1	0	1	0	0	1	0
1	0	0	0	1	1	1	0	0
2	0	0	1	1	0	0	0	1
3	1	1	0	1	0	0	0	0
4	0	0	0	1	0	1	1	0
5	0	0	0	1	1	0	0	1
6	0	1	1	1	0	0	0	0
7	1	0	0	1	0	1	0	0

#### extended port awareness

When the port routing code is derived from an xportcode field, which has its most significant bit set (1xxxxx) indicating a port on an external crossbar matrix connected to port 8, the port-8 bit in the port routing code is set, and the five least significant bits of xportcode are used to create the pretag transmitted with the frame.

When bit 8 of the port routing code is set by a portvector field, the xroutecode field associated with the portvector is used to create the pretag transmitted with the frame (either directly if xroutecode is in the range 000000–010000, or indirectly via a lookup in the XMultiGroup17–XMulUGroup63 registers if xroutecode is in the range 010001–111111).

# TNETX4090 ThunderSWITCH II<sup>™</sup> 9-PORT 100-/1000-MBIT/S ETHERNET<sup>™</sup> SWITCH

SPWS044E - DECEMBER 1997 - REVISED AUGUST 1999

#### flow control

The TNETX4090 supports collision-based flow control for ports in half-duplex mode and IEEE Std 802.3x flow control for ports in full-duplex mode. The flow bit in the SysControl register determines the action that will be taken when back pressure is needed, that is, when there are insufficient resources to handle an inbound packet. The holb bit in the SysControl register determines when back pressure is needed.

- If flow = 0, packets are discarded at the ingress port when insufficient resources are available to handle them.
- If flow = 1, ports in half-duplex mode cause collisions to avoid accepting packets, ports in full-duplex mode whose link partners negotiated to accept pause packets will send them; otherwise, packets are dropped. If port 8 is in MII mode, the pause-frame transmission/reception is required to be symmetrical. If in GMII or PMA mode, transmit and receive pause capabilities are negotiated independently.
- With holb = 0, back pressure is applied to all ports when the number of buffers in the global pool is down to the value in the FlowThreshold register (or half of this value if the packet arrives at a port in gigabit mode). This prevents the reception of more frames at any port until the frame backlog is reduced and the number of free buffers has risen above the threshold. When this happens, back pressure is removed from all ports and packets can be received. The value in FlowThreshold should be set so that all ports can complete reception of a maximum-size frame, that is, each port should have enough time to activate the flow mechanisms without dumping a frame for which reception has started.
- If holb = 1, back pressure is applied as when holb = 0, or to an individual port when the buffers held in memory for data that arrived on that port is greater than the available pool remaining. Assume that FlowThreshold is set small enough that this mechanism does not affect the back pressure in this mode. An example is:
  - When port A's traffic begins to backlog in memory [no matter to what port(s) it is destined], back pressure will be applied when the amount of data backed up is greater than the available pool (about half the buffers are assigned to data from port A). If A's data stays backlogged and if data arriving at port B also begins to backlog in memory, back pressure will be applied to port B when its data amounts to one-fourth of the buffer pool, or half of the half left after port A had back pressure applied. When port A's traffic begins to exit the switch, port A will stay back pressured until its data is equal to one third of the total. As buffers become available, port B will be allowed to consume up to one third of the buffer pool (each backlogged total is compared with the buffers available). In this mode, only the stations that have caused their fair share of buffers to be removed from the available pool will be back pressured.

Setting holb = 1 activates circuitry that attempts to prevent a backlogged conversation stalling other port traffic by using up all the memory buffers. Because the number of buffers charged to a particular port is always compared with the number of buffers left, there is no threshold register for this mode.



#### other flow-control mechanisms

#### hardware flow control

If a port were in MII or GMII mode and full duplex, normally, its Mxx\_COL would not be needed. Hardware flow control has been added by preventing the start of a frame transmission if the Mxx\_COL is high. This is useful in ring mode; the Mxx\_COL can be tied to the FLOW of the upstream neighbor for hardware flow control.

### multicast limit

Because buffer resources for multicast (or broadcast) frames are released only when the last port has transmitted the frame, multicast packets to fast and slow ports are released at the slow-port rate. Multicast traffic from a fast port to a slow port could cause back pressure to be applied to the source port, blocking input from that port. This occurs even if at least one of the ports in the multicast could have kept pace with the inbound multicast packets. The MCastLimit register can limit the number of multicast packets allowed to be pending at any output port. When the limit is reached, that port is not added to the routing vector of the next multicast packet for which it was eligible. Eligibility is restored when the number of backlogged packets is again below the limit. MCastLimit allows the user to set the ports subject to this restriction, and set the limit in 8 binary steps, from 2 to 256. The spanning-tree BPDU multicast packet is exempt from this limit.

#### other behavior changes resulting from flow-control bits or terminals

Clearing (the default) holbrm in the RingPorts register includes the test for buffer use controlled by the holb bit in SysControl into the action of the FLOW terminal. FLOW goes high if either the number of buffers left is less than the FlowThreshold value or a ring-mode port receive operation has exceeded its fair share of buffers. Setting holbrm = 1 makes FLOW respond only to FlowThreshold value violations.

#### system test capabilities

#### **RDRAM**

The external RDRAM can be read and written using regular DIO accesses following a stop. Individual bytes can be read and written. However, as the RDRAM memory is actually accessed in 128-byte pages, performing 128-byte accesses is the most efficient.

To access the RDRAM, the TNETX4090 must not be operating. The user must perform a reset and not set start in SysControl. Both start and initd in SysControl must be 0. In addition, rdinit in SysTest must be set, indicating that the RDRAM has initialized. This initialization sequence occurs automatically after a hard reset.

Read or write accesses to RDRAM are invoked via rdram and rdwrite in SysTest. Setting rdram to 1 causes a 128-byte transfer between the device and the RDRAM memory to be initiated.

- The transfer direction is determined by rdwrite.
- The external memory byte address for the access is specified by ramaddress in RAMAddress.
- Data to be read from or written to RDRAM is accessed indirectly via RAMData.

### writing RDRAM

Writing to RDRAM memory is accomplished as follows:

- Write the byte address for the access to ramaddress in RAMAddress.
- 2. Write the data for the access to RAMData. Up to 64 bytes can be written, if all but the six least significant bits of the address are the same for all the data. Inc in RAMAddress can be used to autoincrement the address.
- 3. Set rdwrite = 0 and rdram = 1 (these can be written simultaneously).
- 4. If required, poll rdram until it becomes 0. This indicates that the write has completed.



#### reading RDRAM

Reading from RDRAM memory is accomplished as follows:

- 1. Write the byte address for the access to ramaddress in RAMAddress.
- 2. Set rdwrite = 1 and rdram = 1 (these can be written simultaneously).
- 3. Poll rdram until it becomes 0. This indicates that the read has completed.
- 4. Read the data for the access to RAMData. Up to 64 bytes can be read, provided that all but the six least significant bits of the address are the same for all the data. Inc in RAMAddress can be used to autoincrement the address.

#### internal wrap test

Internal wrap mode causes some or all of the Ethernet MACs to be configured to loop back transmitted data into the receive path. This allows a frame to be sent into a designated source port and then selectively routed successively to and from ports involved in the test, before finally transmitting the frame out of the original port. By varying the number of ports between which the frame is forwarded, the potential fault capture area is expanded or constrained.

Intwrap in SysTest determines which ports loop back. Ports 0 or 8 can be configured to not loop back, allowing them to be used as the start/end port for the test. Alternatively, the NM port (accessed via DIO) can be used for this purpose, with all MII ports configured to loop back.

For a frame to be forwarded from one port to another in this fashion, the switch must be programmed as follows:

- Assign a unique VID to each of the PortxQTag registers, and program these tags into the VLANnQID registers.
- The VLANnPorts register associated with each of the VLANnQID registers should have only one bit set, indicating to which port frames containing that IEEE Std 802.3 tag should be routed.
- Rxacc and Txacc for each port must be 1. This causes the port to add the VID from its PortxQTag to the frame on reception, and strip the tag before transmission.
- The destination address of the frames to be applied is not known, and UnkUniPorts and UnkMultiPorts should be all 1s.

This causes the following:

- 1. The VID from the source port PortxQTag register is added to the frame upon reception. As the address of the frame is unknown, it is forwarded to the AND of the appropriate VLANnPorts and UnkUniPorts (unicast) or UnkMultiPorts (multicast). As VLANnPorts should contain only a single 1, this should be a single port.
- 2. The frame is transmitted from the destination port selected in 1. Its VLAN tag is stripped beforehand; the frame loops back to the receive path.
- 3. Steps 1 and 2 are repeated, but the VID added upon reception is different from the one just stripped off at transmission. This means a different VLANnPorts register is used to determine the destination.
  - The port order shown here is sequential, but the actual order depends on how ports are paired in the VLANnPorts registers, and how the PortxQTag registers are assigned.
- 4. Eventually, the frame is sent to a port that is not configured for loopback, and leaves the switch.



### internal wrap test (continued)




Figure 13. Internal Wrap Example

The operational status of the PHYs or external connections to the device do not have to be considered or assumed good, when in internal loopback mode.

### duplex wrap test

Duplex wrap test is similar to internal wrap mode (see Figure 13). The ports can be set to accept frame data that is wrapped at the PHY. This permits network connections between the device and the PHY to be verified. Any port can be the source port (not just the NM port as shown in Figure 14). By using multicast/broadcast frames, traffic can be routed selectively between ports involved in the test or return the frame directly before retransmission on the uplink. Software control of the external PHYs is required to configure them for loopback.

If the internal PCS is in use (port configured in PMA mode) loopback in PCSxControl also must be asserted. This causes Mxx EWRAP to be high, forcing external PMD into loopback mode.

Duplex frame-wrap test mode is selected by setting dpwrap in SysTest. When selected, the port is forced into full duplex, allowing it to receive frames it transmits.

The switch is configured in the same manner as internal wrap.




Figure 14. Duplex Wrap Example



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>DD(2.5)</sub> (see Note 1)	
Supply voltage range, V <sub>DD(3.3)</sub> (see Note 1)	
Supply voltage range, V <sub>DD</sub> a (see Note 1)	
Supply voltage range, DVREF (see Note 1)	
Input voltage range, V <sub>I</sub>	$-0.5 \text{ V to V}_{DD(3.3)} + 0.4 \text{ V}$
Output voltage range, VO	
Input voltage range (RSL), V <sub>IR</sub>	DVREF $-0.35$ to DVREF $+0.8$
Output voltage range (RSL), VOR	
Thermal impedance, junction-to-ambient package, Z <sub>0,JA</sub> : Airflow =	
Airflow =	= 100 ft/min 9.61°C/W
Thermal impedance, junction-to-case package, Z <sub>0JC</sub>	0.94°C/W
Operating case temperature range, T <sub>C</sub>	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.

NOTE 1: All voltage values are with respect to GND.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
V <sub>DD(2.5)</sub>	Supply voltage	2.5	2.6	2.7	V
V <sub>DD(3.3)</sub>	Supply voltage	3	3.3	3.6	V
DVREF	RSL reference voltage	1.8	2.0	2.2	V
VI	Input voltage	0		V <sub>DD(3.3)</sub>	V
VO	Output voltage	0		V <sub>DD(3.3)</sub>	V
VIH	High-level input voltage	2		V <sub>DD(3.3)</sub>	V
V <sub>IL</sub>	Low-level input voltage (see Note 2)	0		0.8	V
loh	High-level output current			-2	mA
loL	Low-level output current (except LED_DATA)			2	mA
loL	LED_DATA (terminal AE19)	0		8	mA
VIHR	High-level input voltage (RSL)	DVREF+0.35		DVREF+0.8	V
VILR	Low-level input voltage (RSL) (see Note 2)	DVREF-0.35		DVREF-0.8	V
IOHR	High-level output current (RSL)	-10		10	μΑ
I <sub>OLR</sub>	Low-level output current (RSL)	0		80	mA

NOTE 2: The algebraic convention, in which the more-negative (less-positive) limit is designated as a minimum, is used for logic-voltage levels only.



# electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MA	X UNIT
Voн	High-level output voltage	I <sub>OH</sub> = rated	V <sub>DD(3.3)</sub> -0.5		V
VOL	Low-level output voltage	I <sub>OL</sub> = rated		0	5 V
loz	High-impedance-state output current	$V_O = V_{DD}$ or GND		±1	0 μΑ
lн	High-level input current	$V_I = V_{IH}$			1 μΑ
I <sub>IL</sub>	Low-level input current	$V_I = V_{IL}$		-	1 μΑ
VOHR	High-level output voltage (RSL)	ІОН	2	٧ <sub>D</sub>	) V
Volr	Low-level output voltage (RSL)		0	0	4 V
I <sub>DD(2.5V)</sub>		$V_{DD(2.5V)} = max$ , DTX_CLK and DRX_CLKf = 83.33 MHz		1	5
I <sub>DD(3.3V)</sub>	Supply current	V <sub>DD(3.3V)</sub> = max, DTX_CLK and DRX_CLKf = 83.33 MHz		0	5 A
I <sub>DD(2.5)</sub>		V <sub>DD(2.5)</sub> = max, DTX_CLK and DRX_CLKf = 83.33 MHz		0.17	5
C <sub>i</sub>	Capacitance, input			6	pF
Co	Capacitance, output			6	pF

# timing requirements over recommended operating conditions

## JTAG interface

## control signals

# **RESET** (see Figure 15)

NO.		MIN	MAX	UNIT
1	tw(RESETP) Pulse duration, RESET low at power up	100		μs
1	t <sub>W(RESET)</sub> Pulse duration, RESET low at other times	4		t <sub>cvcle</sub>




Figure 15. RESET

### physical medium attachment interface (port 8)

### receive

PMA receive (see Figure 16)

NO.		, and the second	MIN	MAX	UNIT
1	t <sub>C</sub> (Mxx_RBC)	Cycle time, receive byte clock 0 and 1 (Mxx_RCLK, Mxx_COL)	16	16	ns
_	tdrift(Mxx_RBC)	Drift rate <sup>†</sup> of receive bye clock 0 and 1	0.2		ns
2,3	tw(Mxx_RBC)	Pulse duration, Mxx_RCLK, Mxx_COL low or high	40%	60%	ns
4	tsu(Mxx_RXD)	Setup time, Mxx_RXD7–Mxx_RXD0 valid before Mxx_RCLK/COL↑	2.5		ns
4	tsu(Mxx_RXDV)	Setup time, Mxx_RXDV valid before Mxx_RCLK/COL↑	2.5		ns
4	<sup>t</sup> su <b>(</b> Mxx_RXER)	Setup time, Mxx_RXER valid before Mxx_RCLK/COL↑	2.5		ns
5	th(Mxx_RXD)	Hold time, Mxx_RXD7–Mxx_RXD0 valid after Mxx_RCLK/COL↑	1.5		ns
5	th(Mxx_RXDV)	Hold time, Mxx_RXDV valid after Mxx_RCLK/COL↑	1.5		ns
5	th(Mxx_RXER)	Hold time, Mxx_RXER valid after Mxx_RCLK/COL↑	1.5		ns
6	tskew(Mxx_RBC)	Skew between receive byte clock 1 and receive byte clock 0	7.5	8.5	ns

<sup>†</sup> t<sub>drift</sub> is the (minimum) time for either RBC0 or RBC1 to drift from 63.5 MHz to 64.5 MHz or 60 Mhz to 59 MHz from their lock value. It is applicable under all input signal conditions (except under certain circumstances during comma detection), including invalid or absent input signals, if the receiver clock recovery unit was previously locked to Mxx\_RFCLK or to a valid input signal.




Figure 16. PMA Receive

## transmit

# PMA transmit (see Figure 17)

NO.			MIN	MAX	UNIT
1	tc(Mxx_GTCLK)	Cycle time, Mxx_GTCLK	8†	8†	ns
2,3	tw(Mxx_GTCLK)	Pulse duration, Mxx_GTCLK low or high	40%	60%	tc(Mxx_GTCLK)
4	tsu(Mxx_TXD)	Setup time, Mxx_RXD7-Mxx_RXD0 valid before Mxx_GTCLK↑	2		ns
4	tsu(Mxx_TXEN)	Setup time, Mxx_RXDV valid before Mxx_GTCLK↑	2		ns
4	tsu <b>(</b> Mxx_TXER)	Setup time, Mxx_RXER valid before Mxx_GTCLK↑	2		ns
5	th(Mxx_TXD)	Hold time, Mxx_RXD7–Mxx_RXD0 valid after Mxx_GTCLK↑	1		ns
5	th(Mxx_TXDV)	Hold time, Mxx_RXDV valid after Mxx_GTCLK↑	1		ns
5	th(Mxx_TXER)	Hold time, Mxx_RXER valid after Mxx_GTCLK↑	1		ns

<sup>†±100-</sup>ppm tolerance




Figure 17. PMA Transmit

## GMII (port 8)

Figures 18–20 show the timing for the 100-/1000-Mbit/s GMII when operating at 1000 Mbit/s.

Both Mxx\_CRS and Mxx\_COL are driven asynchronously by the PHY. Mxx\_RXD7—MxxRXD0 is driven by the PHY on the falling edge of Mxx\_RCLK. Mxx\_RXD7—MxxRXD0 timing must be met during clock periods in which Mxx\_RXDV is asserted. Mxx\_RXDV is asserted and deasserted by the PHY on the falling edge of Mxx\_RCLK. Mxx\_RXER is driven by the PHY on the falling edge of Mxx\_RCLK.

GMII receive (see Figure 18)

NO.			MIN	MAX	UNIT
1	tsu(Mxx_RXD)	Setup time, Mxx_RXD7–Mxx_RXD0 valid before Mxx_RCLK↑	2		ns
1	tsu(Mxx_RXDV)	Setup time, Mxx_RXDV valid before Mxx_RCLK↑	2		ns
1	t <sub>su(Mxx_RXER)</sub>	Setup time, Mxx_RXER valid before Mxx_RCLK↑	2		ns
2	th(Mxx_RXD)	Hold time, Mxx_RXD7–Mxx_RXD0 valid after Mxx_RCLK↑	1		ns
2	th(Mxx_RXDV)	Hold time, Mxx_RXDV valid after Mxx_RCLK↑	1		ns
2	th(Mxx RXER)	Hold time, Mxx_RXER valid after Mxx_RCLK↑	1		ns




Figure 18. GMII Receive

Mxx\_CRS and Mxx\_COL are driven asynchronously by the PHY. Mxx\_GTCLK is derived directly from Mxx\_RFCLK. Mxx\_TXD7–Mxx\_TXD7 is driven by the reconciliation sublayer synchronous to the Mxx\_GTCLK. Mxx\_TXEN is asserted and deasserted by the reconciliation sublayer synchronous to the Mxx\_GTCLK rising edge. Mxx\_TXER is driven synchronous to the rising edge of Mxx\_GTCLK.

GMII transmit (see Figure 19)

NO.		MIN	MAX	UNIT
1	td(Mxx_TXD) Delay time, from Mxx_GTCLK↑ to Mxx_TXD3–MxxTXD0 valid	1.5	4.5	ns
1	td(Mxx_TXEN) Delay time, from Mxx_GTCLK↑ to Mxx_TXEN valid	1.5	4.5	ns
1	t <sub>d(Mxx_Txer)</sub> Delay time, from Mxx_GTCLK↑ to Mxx_Txer valid	1.5	4.5	ns




Figure 19. GMII Transmit



# PMA and GMII clock (see Figure 20)

NO.		MIN	MAX	UNIT
1	t <sub>r(Mxx_GCLK)</sub> Pulse width low, Mxx_RFCLK	2.5		ns
2	th(Mxx_GCLK) Pulse width high, Mxx_RFCLK	2.5		ns
3	t <sub>W(Mxx_GCLK)</sub> Cycle time, Mxx_RFCLK	8		ns

# PMA and GMII clock (see Figure 20)

NO.		MIN	MAX	UNIT
1	t <sub>r(Mxx_GCLK)</sub> Rise time, Mxx_RFCLK		1	ns
2	t <sub>f(Mxx_GCLK)</sub> Fall time, Mxx_RFCLK		1	ns
3	Accuracy	10	0	PPM
	duty cycle	40%	60%	

<sup>†</sup> tr and tf are measured between 20% and 80%, V<sub>DD(3.3-V)</sub> = min, output load (GTCLK) = 20pf.




Figure 20. GMII Clock

## MII (ports 0-8)

Figures 21–23 show the timing for the eight MIIs operating at either 10-Mbit/s or 100-Mbit/s, and the GMII operating at 100-Mbit/s.

Mxx\_CRS and Mxx\_COL are driven asynchronously by the PHY. Mxx\_RXD3—Mxx\_RXD0 is driven by the PHY on the falling edge of Mxx\_RCLK. Mxx\_RXD3—Mxx\_RXD0 timing must be met during clock periods in which Mxx\_RXDV is asserted. Mxx\_RXDV is asserted and deasserted by the PHY on the falling edge of Mxx\_RCLK. Mxx\_RXER is driven by the PHY on the falling edge of Mxx\_RCLK.

MII receive (see Figure 21)

	0.10 (000 . 190	··· • -· <b>/</b>			
NO.			MIN	MAX	UNIT
1	tsu(Mxx_RXD)	Setup time, Mxx_RXD3–Mxx_RXD0 valid before Mxx_RCLK↑	8		ns
1	tsu(Mxx_RXDV)	Setup time, Mxx_RXDV valid before Mxx_RCLK↑	8		ns
1	t <sub>su</sub> (Mxx_RXER)	Setup time, Mxx_RXER valid before Mxx_RCLK↑	8		ns
2	th(Mxx_RXD)	Hold time, Mxx_RXD3–Mxx_RXD0 valid after Mxx_RCLK↑	8		ns
2	th(Mxx_RXDV)	Hold time, Mxx_RXDV valid after Mxx_RCLK↑	8		ns
2	th(Mxx RXFR)	Hold time, Mxx_RXER valid after Mxx_RCLK↑	8		ns




Figure 21. MII Receive

NOTE: For port 8, M08\_RFCLK is used for the transmit clock input.

Mxx\_CRS and Mxx\_COL are driven asynchronously by the PHY. Mxx\_TXD3–Mxx\_TXD0 is driven by the reconciliation sublayer synchronous to Mxx\_TCLK. Mxx\_TXEN is asserted and deasserted by the reconciliation sublayer synchronous to the Mxx\_TCLK rising edge. Mxx\_TXER is driven synchronous to the rising edge of Mxx\_TCLK.



MII transmit (see Figure 22)

NO.		MIN	MAX	UNIT
1	t <sub>d</sub> (Mxx_TXD) Delay time, from Mxx_TCLK↑ to Mxx_TXD3–MxxTXD0 valid	5	15	ns
1	t <sub>d(Mxx_Txen)</sub> Delay time, from Mxx_TCLK↑ to Mxx_Txen valid	5	15	ns
1	t <sub>d(Mxx_Txer)</sub> Delay time, from Mxx_TCLK↑ to Mxx_Txer valid	5	15	ns




Figure 22. MII Transmit

## MII clock (see Figure 23)

NO.		MIN	MAX	UNIT
1	t <sub>r(Mxx_CLK)</sub> Pulse width low Mxx_RCLK, Mxx_TCLK	35%	65%	
2	th(Mxx_CLK) Pulse width high Mxx_RCLK, Mxx_TCLK	35%	65%	
3	t <sub>W(Mxx_CLK)</sub> Cycle time Mxx_RCLK, Mxx_TCLK	2.5	25	MHz




Figure 23. MII Clock

### **RDRAM** interface

# RDRAM (see Figure 24)

NO.			MIN	MAX	UNIT
1	t <sub>C</sub> (DX_CLK)	Cycle time DTX_CLK, DRX_CLK	3.33	3.33	ns
2, 3	tw(DX_CLK)	Pulse duration, DTX_CLK, DRX_CLK low or high	45%	55%	tc(DX_CLK)
4, 5	tw(TICK)	Pulse duration, tick time	0.5	0.5	<sup>t</sup> cycle
6, 8	tsu(DBUS_DATA)	Setup time, DBUS_DATA before tick	0.35		ns
7, 9	th(DBUS_DATA)	Hold time, DBUS_DATA after tick	0.35		ns
10, 11	td(DBUS_OUT)	Delay time, DBUS_DATA, DBUS_CTRL, DBUS_EN from tick	0.635	1.438	tc(DX_CLK)
	t <sub>cycle</sub> †	Cycle time, internal clock		4	tc(DX_CLK)

<sup>†</sup> Not shown in Figure 24 due to scale




Figure 24. RDRAM



#### **DIO** interface

The DIO interface is simple and asynchronous to allow easy adaptation to a range of microprocessor devices and computer system interfaces.

## DIO and DMA writes (see Figure 25)

NO.			MIN	MAX	UNIT
1	tw(SCS)	Pulse duration, SCS↓	2t <sub>C</sub>		ns
2	t <sub>su(SRNW)</sub>	Setup time, SRNW valid before SCS↓	0		ns
3	t <sub>su(SAD)</sub>	Setup time, SAD1–SAD0, SDMA valid before SCS↓	0		ns
4	t <sub>su(SDATA)</sub>	Setup time, SAD7–SAD0 valid before SCS↓	0		ns
5	th(SRNW)	Hold time, SRNW low after SRDY↓	0		ns
6	th(SAD)	Hold time, SAD1–SAD0, SDMA valid after SRDY↓	0		ns
7	th(SDATA)	Hold time, SAD7–SAD0 valid after SRDY↓	0		ns
8	th(SCSL)	Hold time, SCS low after SRDY↓	0		ns
9	<sup>t</sup> d(SRDYZH)	Delay time from SCS↓ to SRDY↑		10	ns
10	<sup>t</sup> d(SRDYHL)	Delay time from SCS↓ to SRDY↓	2t <sub>C</sub>	†	ns
11	<sup>t</sup> d(SRDYLH)	Delay time from SCS↑ to SRDY↑	t <sub>C</sub>	2t <sub>C</sub> +10	ns
12	th(SCSH)	Hold time, SCS high after SRDY↑	0		ns
13	tw(SRDY)	Pulse duration, SRDY↑		t <sub>C</sub>	ns
14	<sup>t</sup> d(SINT)	Delay time from SRDY ↓ to SINT valid. (write to INT or INT_Enable register)		2t <sub>C</sub>	ns
	-				

<sup>†</sup>When the switch is performing certain internal operations (e.g., EEPROM load), there is a delay of up to 20 ms (24C02) or 800 ms (24C08) between SCS being asserted and SRDY being asserted.




Figure 25. DIO and DMA Writes



## DIO and DMA reads (see Figure 26)

NO.		·	MIN	MAX	UNIT
1	tw(SCSL)	Pulse duration, SCS low	2t <sub>C</sub>		ns
2	tsu(SRNW)	Setup time, SRNW valid before SCS↓	0		ns
3	t <sub>su(SAD)</sub>	Setup time, SAD1–SAD0, SDMA valid before SCS↓	0		ns
4	th(SRNW)	Hold time, SRNW low after SRDY↓	0		ns
5	th(SAD)	Hold time, SAD1–SAD0, SDMA valid after SRDY↓	0		ns
6	th(SCSL)	Hold time, SCS low after SRDY↓	0		ns
7	tsu(SDATAD)	Setup time from SRDY↓ to SDATA7–SDATA0 driven	0		ns
8	td(SRDYZH)	Delay time from SCS↓ to SRDY↑		10	ns
9	td(SRDYHL)	Delay time from SCS↓ to SRDY↓	0	†	ns
10	<sup>t</sup> d(SDATAZ)	Delay time from SCS↑ to SDATA7–SDATA0 3-state	0	10	ns
11	td(SRDYLH)	Delay time from SCS↑ to SRDY↑	t <sub>C</sub>	2t <sub>C</sub> +10	ns
12	th(SCSH)	Hold time, SCS high after SRDY↑	0		ns
13	tw(SRDY)	Pulse duration, SRDY high		t <sub>C</sub>	ns

TWhen the switch is performing certain internal operations (e.g., EEPROM load), there is a delay of up to 20 ms (24C02) or 800 ms (24C08) between SCS being asserted and SRDY being asserted.




Figure 26. DIO and DMA Reads

### **EEPROM** interface

For further information on EEPROM interface timing, refer to the 24C02 or 24C08 serial EEPROM data sheets.

EEPROM writes (see Figure 27)

NO.			MIN	MAX	UNIT
1	tsu(EDIO:Start)	Setup time, start condition during ECLK high	383		t <sub>C</sub>
2	th(EDIO:Start)	Hold time, start condition during ECLK high	383		t <sub>C</sub>
3	th(EDIO:Data)	Hold time, data after ECLK↓	0		t <sub>C</sub>
4	tsu(EDIO:Data)	Setup time, data before ECLK↑	383		t <sub>C</sub>
5	tw(ECLK)	Pulse duration, ECLK low during start/stop	766		t <sub>C</sub>
6	tw(ECLK)	Pulse duration, ECLK high during start/stop	766		t <sub>C</sub>
7	tw(ECLK:Data)	Pulse duration, ECLK high during data	383		t <sub>C</sub>
8	tw(ECLK:Data)	Pulse duration, ECLK low during data	766		t <sub>C</sub>
9	fclock(ECLK)	Clock frequency, ECLK		98	kHz




Figure 27. EEPROM Writes

EEPROM reads (see Figure 28)

NO.			MIN	MAX	UNIT
1	t <sub>su</sub> (EDIO)	Setup time, EDIO (in) before ECLK↑	10		ns
2	th(EDIO)	Hold time, EDIO (in) after ECLK↓	0		ns




Figure 28. EEPROM Reads

## **LED** interface

LED (see Figure 29)

NO.			MIN MAX	UNIT
1	tc(LED_CLK)	Cycle time, LED_CLK	8	t <sub>C</sub>
2	tw(LED_CLK)	Pulse duration, LED_CLK high	4	t <sub>C</sub>
3	tn(LED_CLK)	Number of LED_CLK pulses in burst	24†	
4	tc(BURST)	Cycle time, LED_CLK burst	4687488‡	t <sub>C</sub>
5	t <sub>su(LED_DATA)</sub>	Setup time, LED_DATA before LED_CLK↑	4	t <sub>C</sub>
6	th(LED_DATA)	Hold time, LED_DATA after LED_CLK↑	4	t <sub>C</sub>

<sup>†</sup> During hard reset, LED\_CLK runs continuously.

<sup>‡</sup> Does not apply during hard reset




Figure 29. LED



#### PARAMETER MEASUREMENT INFORMATION

The following load circuits and voltage waveforms show the conditions used for measuring switching characteristics. Test points are illustrated schematically on the load circuits. Reference points are plotted on the voltage waveforms.




Figure 30. Loading for Active Transitions




Figure 31. Loading for High-Impedance Transitions




Figure 32. TTL Input Macro Propagation-Delay-Time Voltage Waveforms

### PARAMETER MEASUREMENT INFORMATION




Figure 33. Internal Push/Pull Output Propagation-Delay-Time Voltage Waveforms




Figure 34. TTL Output Macro Propagation-Delay-Time Voltage Waveforms



### PARAMETER MEASUREMENT INFORMATION





Figure 35. TTL 3-State Output Disable and Enable Voltage Waveforms

#### **MECHANICAL DATA**

## GGP (S-PBGA-N352)

## PLASTIC BALL GRID ARRAY (CAVITY DOWN) PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Thermally enhanced die down plastic package with top surface metal heat slug.



#### PACKAGE OPTION ADDENDUM

www.ti.com 4-May-2009

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TNETX4090GGP	OBSOLETE	BGA	GGP	352	TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Applications Products Amplifiers** amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated